Skip to content
View niwis's full-sized avatar

Highlights

  • Pro

Block or report niwis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. openhwgroup/cva6 Public

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    Assembly 2.4k 749

  2. riscv-collab/riscv-openocd Public

    Fork of OpenOCD that has RISC-V support

    C 473 346

  3. seL4/seL4 Public

    The seL4 microkernel

    C 4.9k 692

  4. pulp-platform/cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 247 64

  5. riscv-admin/timing-fences Public

    Group administration repository for Tech: Microarchitecture Side-Channel Resistant Instruction Spans (uSCR-IS)

    2