-
-
Notifications
You must be signed in to change notification settings - Fork 83
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Fix crash printing active drivers at iteration limit. Fixes #885
- Loading branch information
Showing
4 changed files
with
106 additions
and
12 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,11 @@ | ||
0ms+10000: limit of 10000 delta cycles reached | ||
| | ||
12 | signal c : std_logic; | ||
| ^ driver for signal C is active | ||
... | ||
28 | b : out std_logic_vector(1 downto 0) := "00" | ||
| ^ driver for port B is active | ||
... | ||
46 | signal b : std_logic_vector(1 downto 0); | ||
| ^ driver for signal B is active | ||
| |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,62 @@ | ||
library ieee; | ||
use ieee.std_logic_1164.all; | ||
|
||
entity first is | ||
port ( | ||
a : in std_logic_vector(1 downto 0); | ||
b : out std_logic_vector(1 downto 0) | ||
); | ||
end entity; | ||
|
||
architecture rtl of first is | ||
signal c : std_logic; | ||
|
||
begin | ||
b <= a; | ||
c <= a(0); | ||
|
||
end architecture; | ||
|
||
------------------------------------------------------------------------------- | ||
|
||
library ieee; | ||
use ieee.std_logic_1164.all; | ||
|
||
entity second is | ||
port ( | ||
a : in std_logic_vector(1 downto 0); | ||
b : out std_logic_vector(1 downto 0) := "00" | ||
); | ||
end entity; | ||
|
||
architecture rtl of second is | ||
begin | ||
b <= a; | ||
end architecture; | ||
|
||
------------------------------------------------------------------------------- | ||
|
||
library ieee; | ||
use ieee.std_logic_1164.all; | ||
|
||
entity issue885 is | ||
end entity; | ||
|
||
architecture arch of issue885 is | ||
signal b : std_logic_vector(1 downto 0); | ||
signal a : std_logic_vector(1 downto 0); | ||
|
||
begin | ||
first : entity work.first(rtl) | ||
port map( | ||
b => b, | ||
a => a | ||
); | ||
|
||
second : entity work.second(rtl) | ||
port map( | ||
a => b, | ||
b => a | ||
); | ||
|
||
end architecture; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -970,3 +970,4 @@ ivtest3 verilog | |
vlog9 verilog | ||
issue881 normal,2008 | ||
issue884 normal,2008 | ||
issue885 fail,gold |