Here are some of my studies that I carry out using the Verilog language.
If my code has helped you, please consider sponsoring me 💙
Sponsor: melchisedech333
Twitter: Melchisedech333
LinkedIn: Melchisedech Rex
Blog: melchisedech333.github.io
-
Notifications
You must be signed in to change notification settings - Fork 0
👾 My studies with Verilog and notions of digital systems.
License
melchisedech333/verilog-experiments
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
👾 My studies with Verilog and notions of digital systems.