Skip to content
View mdsudara's full-sized avatar
  • EPFL

Highlights

  • Pro

Block or report mdsudara

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. three-input-gates-TCAD2020 three-input-gates-TCAD2020 Public

    Experimental results presented in Three-Input Gates for Logic Synthesis, TCAD 2020.

    Verilog 1

  2. bill bill Public

    Forked from lsils/bill

    C++ header-only reasoning library

    C++

  3. mockturtle mockturtle Public

    Forked from lsils/mockturtle

    C++ logic network library

    C++

  4. percy percy Public

    Forked from lsils/percy

    C++ header-only exact synthesis library

    C++

  5. AQFP-Database AQFP-Database Public

  6. 4-input-npn-exact 4-input-npn-exact Public

    Verilog