Pinned Loading
-
Logicademy/PYNQ-SoC-Builder
Logicademy/PYNQ-SoC-Builder PublicThis project automates process of creating a PYNQ Z1/Z2 Overlay in Vivado, generates a custom Juypter Notebook template and uploads to a target PYNQ FPGA.
-
Logicademy/HDLGen-ChatGPT
Logicademy/HDLGen-ChatGPT PublicHDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testb…
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.