- 🌱 I’m currently focusing on ASIC design.
- 🔭 I obtained my bachelor's degree from Shenzhen University, and I am currently pursuing a master's degree at Zhengzhou University.
- 🏢 I interned at the Beijing Institute of Open Source Chip from 2023 to 2024 as a Digital IC Design and Verification Engineer, focusing on DDR Subsystem.
- 📫 How to reach me: lauchinyuan@yeah.net or 2018133098@email.szu.edu.cn
🤯
(⌐⚪_⚪) working!
-
Zhengzhou University
- Beijing, China
- https://lauchinyuan.github.io/
- channel/UCgZzwGbKnsISU2mJxxyopVw
Pinned Loading
-
FPGA_QPSK-modem
FPGA_QPSK-modem PublicA QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
-
Booth4_wallace_MULT16_16
Booth4_wallace_MULT16_16 PublicA 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
-
-
Asymmetric_async_FIFO
Asymmetric_async_FIFO Publicasynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
-
Pytorch_NN_Quant_to_FPGA
Pytorch_NN_Quant_to_FPGA PublicUsing pytorch to realize neural network quantization, parameter export and FPGA/ASIC fixed-point arithemetic simulation
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.