Skip to content
View johanjino's full-sized avatar
πŸ’»
πŸ’»

Block or report johanjino

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
johanjino/README.md

Typing SVG

Hi there, I'm Johan

Website Linkedin

  • πŸ’» I’m interested in FPGA Digital Design, HPC Software Dev and Computer Architecture.
    • FPGAs : Latency/Throughput driven designs, Resource/Target Aware Neural Network mappings, Custom Mathematical Function Acceleration.
    • HPC Software : Concurrency, Distributed Systems, Parallel computing (Using GPUs, SIMD Vectorisation, Software to ASIC)
    • Computer Arch : Hardware Aware Compiler Optimisations, Profile Guided Optimisations, Application Specific CPU/SoC Design (Ex: Tesla Dojo, Signal Processing MCUs/DSPs)
  • πŸ“š Experienced Languages: C/C++, Python, SystemVerilog/Verilog, Maxeler (Hardware Design DSL), Bash
  • πŸ”¬ Experienced Tools: Intel Quartus, Intel VTune Profiler, Perf, Docker, Kubernetes, PyTorch/TensorFlow, Verilator/ModelSim.
  • 🌱 Love reading science and medicine just to know more about who I am πŸ‘¨, where we are 🌍 and where we can go πŸš€.
  • πŸ“« Reach me out for any questions!

GitHub Stats :



Pinned Loading

  1. ExecEngine_C_Compiler ExecEngine_C_Compiler Public

    ANSI C to RISC-V assembly compiler as part of the EIE 2nd Year Instruction Set Architecture and Compilers coursework.

    C++ 5 1

  2. FlappyGA FlappyGA Public

    Online Multiplayer Flappy Birds Game developed with controls on FPGA embedded accelerometer

    C# 1

  3. MazeMaster MazeMaster Public

    Autonomous bot capable of balancing on two wheels that traverses through a maze formed using white LED strips and maps it on a webapp to find shortest path. This project was developed as part of th…

    Verilog

  4. RISC-V_CPU RISC-V_CPU Public

    RISC-V 32I CPU designed as part of the instruction set architecture (ISA) module for 2nd year EIE at Imperial College London.

    C++

  5. ML-FPGA-Accelerator ML-FPGA-Accelerator Public

    Python

  6. Virtual-cursor-Computer-Vision Virtual-cursor-Computer-Vision Public

    Python