Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add setting for Verilog external code library path #1321

Open
wants to merge 3 commits into
base: master
Choose a base branch
from

Conversation

renyangang
Copy link

when using external Verilog code components, it is necessary to introduce the Verilog code library that has already been written externally. If used multiple times, multiple reference paths need to be configured. This modification adds a global setting item, configuring an external Verilog code library search path. This way, as long as configured once, multiple references can be made without configuring this path in each component
mvn verify has passed.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant