Skip to content
View fredrequin's full-sized avatar
👨‍🔬
The mad scientist
👨‍🔬
The mad scientist
  • EREMS
  • Toulouse, France

Block or report fredrequin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. j68_cpu j68_cpu Public

    Small microcoded 68000 verilog softcore

    C 51 8

  2. verilator_xilinx verilator_xilinx Public

    Re-coded Xilinx primitives for Verilator use

    Verilog 41 3

  3. fpga_1943 fpga_1943 Public

    Verilog re-implementation of the famous CAPCOM arcade game

    Verilog 27 1

  4. JiVe JiVe Public

    Small micro-coded RISC-V softcore

    Verilog 14 2

  5. verilator_gowin verilator_gowin Public

    Re-coded Gowin GW1N primitives for Verilator use

    Verilog 13

  6. fx68k fx68k Public

    Forked from ijor/fx68k

    FX68K 68000 cycle accurate SystemVerilog core

    SystemVerilog 7 3