Updates for Yosys 0.43 #5778
main.yml
on: pull_request
Matrix: build-binaries
Build sv2v
2m 14s
Emit Workflow Info
0s
Style check
1m 55s
Test "Installation from source" from README
24m 53s
Upload GHA event file
2s
Matrix: Large Designs Tests / opentitan_parse_report
Large Designs Tests
/
Ibex (Vivado synthesis)
6m 52s
Large Designs Tests
/
Ibex (F4PGA synthesis)
11m 11s
Large Designs Tests
/
Opentitan 9d82960888 (synthesis)
1h 7m
Large Designs Tests
/
Opentitan (synthesis)
1h 12m
Large Designs Tests
/
VeeR-EH1 (synthesis)
6m 5s
Large Designs Tests
/
Black Parrot (AMD (Xilinx) FPGA synthesis)
18m 44s
Large Designs Tests
/
Black Parrot (ASIC synthesis)
41m 47s
Diff generated BSG Micro Designs tests
/
Parse and diff BSG Micro Designs
9m 12s
Test With Packaged Yosys
2m 35s
Test With Bundled Yosys
3m 17s
Matrix: Formal Verification Tests / tests-formal-verification
Release Package Installation Test
0s
Annotations
6 errors and 6 warnings
Formal Verification Tests / simple
Process completed with exit code 1.
|
Formal Verification Tests / yosys
Process completed with exit code 1.
|
Formal Verification Tests / sv2v
Process completed with exit code 1.
|
Parsing Tests / Surelog
Process completed with exit code 1.
|
Parsing Tests / SystemVerilog Plugin
Process completed with exit code 1.
|
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Process completed with exit code 2.
|
Upload GHA event file
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
|
Upload GHA event file
The following actions uses Node.js version which is deprecated and will be forced to run on node20: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/
|
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
|
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
|
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build
third_party/OpenROAD-flow-scripts/logs
third_party/OpenROAD-flow-scripts/reports
third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.
|
Deprecation notice: v1, v2, and v3 of the artifact actions
The following artifacts were uploaded using a version of actions/upload-artifact that is scheduled for deprecation: "binaries", "binaries-asan", "binaries-debian", "bp_e_bp_unicore_cfg.edif", "bsg-logs", "bsg-outputs", "event.json", "formal-verification-logs", "formal-verification-tests-list", "lowrisc_ibex_top_artya7_surelog_0.1.bit", "lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif", "opentitan-logs-full", "opentitan-logs-quick", "parsing_read-systemverilog_logs", "parsing_read-systemverilog_yosys-sv", "parsing_read-uhdm_logs", "parsing_read-uhdm_yosys-sv", "parsing_test-results", "plots", "sv2v", "top_artya7.bit".
Please update your workflow to use v4 of the artifact actions.
Learn more: https://github.blog/changelog/2024-04-16-deprecation-notice-v3-of-the-artifact-actions/
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
binaries
|
130 MB |
|
binaries-asan
|
1.02 GB |
|
binaries-debian
|
130 MB |
|
bp_e_bp_unicore_cfg.edif
|
60.6 MB |
|
bsg-logs
|
86.3 MB |
|
bsg-outputs
|
13.5 MB |
|
event.json
|
27.2 KB |
|
formal-verification-logs
|
607 MB |
|
formal-verification-tests-list
|
53.7 KB |
|
lowrisc_ibex_top_artya7_surelog_0.1.bit
|
2.09 MB |
|
lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif
|
221 MB |
|
opentitan-logs-full
|
164 MB |
|
opentitan-logs-quick
|
39.2 MB |
|
parsing_read-systemverilog_logs
|
15 MB |
|
parsing_read-systemverilog_yosys-sv
|
323 KB |
|
parsing_read-uhdm_logs
|
16.3 MB |
|
parsing_read-uhdm_yosys-sv
|
328 KB |
|
parsing_test-results
Expired
|
21.3 KB |
|
plots
|
23.1 MB |
|
sv2v
|
8.42 MB |
|
top_artya7.bit
|
2.09 MB |
|