Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Allow non-V implementations of vector units, with Zve/Zvl extensions #3652

Merged
merged 1 commit into from
Jun 29, 2024

Conversation

jerryz123
Copy link
Contributor

Related issue:

Type of change: bug report | feature request | other enhancement

Impact: no functional change | API addition (no impact on existing code) | API modification

Development Phase: proposal | implementation

Release Notes

@jerryz123 jerryz123 requested a review from sequencer June 28, 2024 23:46
Copy link
Member

@sequencer sequencer left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Another my complain is riscv-opcodes should use a fine-grained way to declare instructions(so we can parse it.)

src/main/scala/tile/BaseTile.scala Show resolved Hide resolved
src/main/scala/tile/BaseTile.scala Show resolved Hide resolved
@jerryz123 jerryz123 merged commit caa9d8a into dev Jun 29, 2024
26 checks passed
@jerryz123 jerryz123 deleted the rvv_isastrs branch June 29, 2024 20:37
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants