Support incoherent access to ExtMem through SBus #2978
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
jerryz123
force-pushed
the
dram_on_sbus
branch
2 times, most recently
from
79263b5
to
6985c53
Compare
hcook
reviewed
Jul 13, 2022
hcook
approved these changes
Jul 13, 2022
3 tasks
jerryz123
force-pushed
the
dram_on_sbus
branch
from
6985c53
to
d1f363d
Compare
sequencer
added a commit
to sequencer/firesim
that referenced
this pull request
Sep 18, 2022
sequencer
added a commit
to sequencer/chipyard
that referenced
this pull request
Sep 18, 2022
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
I'm not sure if this approach is the best, but the provided functionality is useful.
This PR provides a new
incohBasefield to theMemoryPortParams. When set, this field creates an alias for the backing AXI4 mem and attaches that alias to the systembus. This provides a mechanism through which masters can directly access cacheable memory while bypassing a coherence manager.For example, the default ExtMem region
0x8000_0000 : 0x9000_0000can now also also be accessed at0x10_8000_0000 - 0x10_9000_0000.Type of change: new feature
Impact: API addition (no impact on existing code)
Development Phase: implementation
Release Notes