Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

IDPool: RegInit reset literal value #2677

Merged
merged 1 commit into from
Oct 22, 2020
Merged

IDPool: RegInit reset literal value #2677

merged 1 commit into from
Oct 22, 2020

Conversation

ingallsj
Copy link
Contributor

Related issue: introduced by #2673

Type of change: bug report

Impact: no functional change

Development Phase: implementation

Release Notes
work around Firrtl Async reset check failure

======== Starting Transform firrtl.checks.CheckResets ========
Exception in thread "main" firrtl.checks.CheckResets$NonLiteralAsyncResetValueException:  @[IDPool.scala 18:23]: [module IDPool] AsyncReset Reg 'bitmap' reset to non-literal 'bits(_bitmap_T, 7, 0)'

introduced by

val bitmap = RegInit(-1.S(numIds.W).asUInt()(numIds-1, 0))

from f165c98

Copy link
Contributor

@ernie-sifive ernie-sifive left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks John, looks good to me!

@ingallsj ingallsj merged commit d4359da into master Oct 22, 2020
@ingallsj ingallsj deleted the async_IDPool_RegInit branch October 22, 2020 21:42
@ingallsj ingallsj restored the async_IDPool_RegInit branch October 22, 2020 21:43
@ingallsj ingallsj deleted the async_IDPool_RegInit branch October 23, 2020 01:36
@ingallsj ingallsj mentioned this pull request Oct 23, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants