Skip to content

Issues: chipsalliance/f4pga

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

13 Open 31 Closed
13 Open 31 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

How to pass Yosys defines to synthesis using symbiflow_synth flow
#668 opened Jun 6, 2024 by carlosedp
Negative Edge Sensitive Events Being Uploaded as Positive Edge Sensitive Events
#667 opened Nov 14, 2023 by WGeckle80
Replace prjxray-config by static configuration
#665 opened Oct 8, 2023 by amibranch
Compiling examples returns yosys error
#664 opened Oct 8, 2023 by amibranch
Why create ioplace first and then create constraints.place for Artix-7
#659 opened Aug 22, 2023 by lgl1227
Compatibility with Xilinx 7-series not Artix-7
#658 opened Jun 8, 2023 by monniaux
Relative paths in flow configurations are handled in respect to CWD instead of file location. Bug Something isn't working f4pga (python) Python package
#640 opened Sep 27, 2022 by kboronski-ant
2
symbiflow-examples.readthedocs.io is still online Documentation Improvements or additions to documentation Question Further information is requested SymbiFlow Deprecated shell wrappers
#589 opened Jul 29, 2022 by tcal-x
5
Merge stdm into f4pga Enhancement New feature or request f4pga (python) Python package
#556 opened May 18, 2022 by umarcor
2
Documentation structure Documentation Improvements or additions to documentation
#555 opened May 18, 2022 by umarcor
VHDL-synthesis using GHDL as option in addition to verific Enhancement New feature or request
#292 opened Jun 18, 2020 by tmeissner
3
Python API documentation should be included in the Sphinx output Documentation Improvements or additions to documentation Enhancement New feature or request f4pga (python) Python package
#289 opened Jun 16, 2020 by mithro
@rw1nkler
simplify structure Enhancement New feature or request
#4 opened Apr 16, 2019 by mgielda
1
ProTip! Add no:assignee to see everything that’s not assigned.