Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Towards an ergonomic chiselsim testing framework [svsim] [RFC] [WIP] #4209

Open
wants to merge 14 commits into
base: main
Choose a base branch
from
Open

Towards an ergonomic chiselsim testing framework [svsim] [RFC] [WIP] #4209

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
14 commits
Select commit Hold shift + click to select a range
8292555
add `chiselArgs` (akin to `firtoolArgs`) to the public API
kammoh Apr 16, 2024
1ee19f5
wip: simulator exceptions should be serializable
kammoh Jun 18, 2024
68d5661
added executionScriptEnabled
kammoh Jun 21, 2024
7f47dc1
Add executionScriptEnabled arg to simulation.run
kammoh Jun 23, 2024
6292493
added ChiselSimAPI and ChiselSimTester with minimal unit tests
kammoh Jun 23, 2024
cf29c0d
fix passing executionScriptEnabled to runElaboratedModule
kammoh Jun 23, 2024
4bc4438
added testableEnum
kammoh Jun 24, 2024
0084158
fix test description
kammoh Jun 24, 2024
fdeed86
PoC threaded ChiselSimTester
kammoh Aug 3, 2024
127b7e2
[WIP] mixed-in PeekPokeAPI is not reusable for multiple tests
kammoh Jun 27, 2024
76c6bef
WIP
kammoh Jun 29, 2024
da11b0f
wip
kammoh Jul 6, 2024
77e499d
back to Java 17. TODO: comaptibility
kammoh Jul 6, 2024
953e62f
Add bits type to suppress IntelliJ errors
kammoh Aug 3, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion build.sbt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -196,7 +196,7 @@ lazy val firrtl = (project in file("firrtl"))
lazy val chiselSettings = Seq(
name := "chisel",
libraryDependencies ++= Seq(
"org.scalatest" %% "scalatest" % "3.2.19" % "test",
"org.scalatest" %% "scalatest" % "3.2.19",
"org.scalatestplus" %% "scalacheck-1-18" % "3.2.19.0" % "test",
"com.lihaoyi" %% "upickle" % "3.3.1",
"org.chipsalliance" %% "firtool-resolver" % "2.0.0"
Expand Down
2 changes: 1 addition & 1 deletion core/src/main/scala/chisel3/Data.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -331,7 +331,7 @@ object Flipped {
* @groupdesc Connect Utilities for connecting hardware components
* @define coll data
*/
abstract class Data extends HasId with NamedComponent with SourceInfoDoc {
abstract class Data extends HasId with NamedComponent with SourceInfoDoc with Serializable {
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Whats the Serializable for?

import Data.ProbeInfo

// This is a bad API that punches through object boundaries.
Expand Down
2 changes: 1 addition & 1 deletion core/src/main/scala/chisel3/internal/firrtl/IR.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -69,7 +69,7 @@ private[chisel3] object ir {
val AsAsyncResetOp = PrimOp("asAsyncReset")
}

sealed abstract class Arg {
sealed abstract class Arg extends Serializable {
def localName: String = name
def contextualName(ctx: Component): String = name
def fullName(ctx: Component): String = contextualName(ctx)
Expand Down
2 changes: 1 addition & 1 deletion project/build.properties
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1 +1 @@
sbt.version=1.9.7
sbt.version=1.9.9
Loading
Loading