Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

SRAM API: Add multiple-clocked port API (backport #3383) #3404

Merged
merged 4 commits into from
Jul 6, 2023
Merged

SRAM API: Add multiple-clocked port API (backport #3383) #3404

merged 4 commits into from
Jul 6, 2023

Commits on Jul 1, 2023

  1. SRAM API: Add multiple-clocked port API (#3383) 

    This PR adds new APIs for the SRAM module to instantiate a number of ports connected to individual clocks. This allows the creation of memories driven by multiple clocks, for use cases like clock domain crossover.

(cherry picked from commit d79ae71)

# Conflicts:
#	src/test/scala/chiselTests/Mem.scala
    @jared-barocsi @mergify
    jared-barocsi authored and mergify[bot] committed Jul 1, 2023
    Configuration menu
    Copy the full SHA
    858b3df View commit details
    Browse the repository at this point in the history

Commits on Jul 5, 2023

  1. Fix merge conflict

    @jardhu
    jardhu committed Jul 5, 2023
    Configuration menu
    Copy the full SHA
    21dbdf9 View commit details
    Browse the repository at this point in the history

  2. Add compileOptions to mem calls that need it

    @jardhu
    jardhu committed Jul 5, 2023
    Configuration menu
    Copy the full SHA
    d8119d3 View commit details
    Browse the repository at this point in the history

  3. Fix tests

    @jardhu
    jardhu committed Jul 5, 2023
    Configuration menu
    Copy the full SHA
    231992e View commit details
    Browse the repository at this point in the history