Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Issue chipsalliance/UHDM#831: Fix compile issues on MinGW #3401

Merged
merged 2 commits into from
Dec 23, 2022

Conversation

hs-apotell
Copy link
Collaborator

Issue chipsalliance/UHDM#831: Fix compile issues on MinGW

  • Rename "interface" to "interface_inst" to avoid conflicting with system defined class with the same name.
  • Rename "module" to "module_inst" since the latter is now a C++ reserved word as of C++ 20.

PR Includes chipsalliance/UHDM#845

* Rename "interface" to "interface_inst" to avoid conflicing with system
  defined class with the same name.
* Rename "module" to "module_inst" since the latter is now a C++
  reserved word as of C++ 20.
@hs-apotell hs-apotell marked this pull request as draft December 23, 2022 08:32
@hs-apotell hs-apotell marked this pull request as ready for review December 23, 2022 09:52
@hs-apotell
Copy link
Collaborator Author

Yosys plugin failure is a catch-22 problem. The workflow uses the tip from https://github.com/antmicro/yosys-uhdm-plugin-integration but to update that repo it needs to successfully build using the tip from Surelog repo. I don't think this can be fixed without actually merging this PR and then follow up with fixes to the plugin on a separate PR. The edits to fix the issue in the plugin are trivial changes. Please advise if there's an alternative.

@alaindargelas
Copy link
Collaborator

No there is no alternative. @rkapuscik to follow up with a fix

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants