A tool to rewrite xilinx synthesized netlists back into non-LUT form (to manually verify elaboration)
-
Notifications
You must be signed in to change notification settings - Fork 0
A tool to rewrite xilinx synthesized netlists back into non-LUT form (to manually verify elaboration)
License
cambridgehackers/verilog-rewrite
About
A tool to rewrite xilinx synthesized netlists back into non-LUT form (to manually verify elaboration)
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published