Skip to content

CI

CI #7242

Triggered via schedule March 6, 2025 19:13
Status Success
Total duration 55m 45s
Artifacts 30

ci.yml

on: schedule
Build dependencies
2m 26s
Build dependencies
bittide-instances hardware-in-the-loop test matrix generation
17s
bittide-instances hardware-in-the-loop test matrix generation
bittide-instances synthesis matrix generation
24s
bittide-instances synthesis matrix generation
license-check
18s
license-check
Basic linting
1m 5s
Basic linting
bittide-experiments unittests
2m 4s
bittide-experiments unittests
Bittide tests
6m 31s
Bittide tests
Rust Lints
37s
Rust Lints
Firmware Support Unit Tests
2m 30s
Firmware Support Unit Tests
Firmware Limit Checks
1m 51s
Firmware Limit Checks
bittide-instances doctests
57s
bittide-instances doctests
bittide-instances unittests
1m 35s
bittide-instances unittests
Matrix: synth
Matrix: HITL
Generate clock control report
2m 0s
Generate clock control report
All jobs finished
4s
All jobs finished
Fit to window
Zoom out
Zoom in

Annotations

6 warnings
synth (vexRiscvTcpTest, test)
Delete stale container networks failed, docker network prune fail with exit code 1
HITL (syncInSyncOut, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (linkConfigurationTest, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (boardTestSimple, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (transceiversUpTest, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (fincFdecTests, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
CC-HITLT Plot Sources
4.12 MB
Clock Control Reports
975 KB
_build-boardTestExtended
7.85 MB
_build-boardTestExtended-debug
347 KB
_build-boardTestSimple
3.13 MB
_build-counterReducedPins
1010 KB
_build-dnaOverSerial
3.52 MB
_build-dnaOverSerial-debug
5.61 KB
_build-elasticBuffer5
1.15 MB
_build-fincFdecTests
4.1 MB
_build-gatherUnit1K
9.13 KB
_build-gatherUnit1KReducedPins
2.15 MB
_build-linkConfigurationTest
12.2 MB
_build-safeDffSynchronizer
717 KB
_build-scatterUnit1K
8.63 KB
_build-scatterUnit1KReducedPins
2.11 MB
_build-si5391Spi
1.26 MB
_build-stabilityChecker_3_1M
872 KB
_build-swCcTopologyTest
275 MB
_build-swCcTopologyTest-debug
68.6 MB
_build-switchCalendar1k
11.8 KB
_build-switchCalendar1kReducedPins
1.29 MB
_build-syncInSyncOut
3.36 MB
_build-temperatureMonitor
8.98 MB
_build-temperatureMonitor-debug
317 KB
_build-transceiversUpTest
12.6 MB
_build-vexRiscvTcpTest
44.3 MB
_build-vexRiscvTcpTest-debug
93.8 KB
_build-vexRiscvTest
40.2 MB
_build-vexRiscvTest-debug
203 KB