Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Better i2 s clocking redux #1419

Merged
merged 3 commits into from
Dec 31, 2024
Merged

Better i2 s clocking redux #1419

merged 3 commits into from
Dec 31, 2024

Conversation

MitchBradley
Copy link
Collaborator

Trying to fix merge conflict

32 bits of I2S data completely fill the frame instead of it all
being in the L clock phase.  That lets us run the bit clock at
half the rate, for better compatibility with slower shift registers
like the HC logic family which is 5x slower than AHCT.  It also
lets us increase the frame rate to 1 MHz (requirese fast shift
registers) for a pulse rate up to 500K pulses/sec.  The rate
is configurable by setting $/i2so/min_pulse_us to 1, 2 or 4
(default 2).
@bdring bdring merged commit c692589 into main Dec 31, 2024
24 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants