Fixed AXI addresses of slaves

apollo-lhc · Aug 11, 2020 · e8c12da · e8c12da
1 parent ffc1768
commit e8c12da
Show file tree

Hide file tree

Showing 2 changed files with 12 additions and 12 deletions.
diff --git a/src/c2cSlave/AddSlaves.tcl b/src/c2cSlave/AddSlaves.tcl
@@ -3,20 +3,20 @@
 #  Auto-generated by 
 #================================================================================
 #V_IO
-[AXI_PL_DEV_CONNECT V_IO                 ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c40000 4K]
+[AXI_PL_DEV_CONNECT V_IO                 ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D40000 4K]
 
 #VIRTEX_TCDS_DRP
-[AXI_PL_DEV_CONNECT VIRTEX_TCDS_DRP      ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c47000 4K]
+[AXI_PL_DEV_CONNECT VIRTEX_TCDS_DRP      ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D47000 4K]
 
 #VIRTEX_IPBUS
-[AXI_PL_DEV_CONNECT VIRTEX_IPBUS         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x8a000000 32M AXI4]
+[AXI_PL_DEV_CONNECT VIRTEX_IPBUS         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x8C000000 32M AXI4]
 
 #CM_V_INFO
-[AXI_PL_DEV_CONNECT CM_V_INFO            ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c43000 4K]
+[AXI_PL_DEV_CONNECT CM_V_INFO            ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D43000 4K]
 
 #VIRTEX_TCDS
-[AXI_PL_DEV_CONNECT VIRTEX_TCDS          ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c46000 4K]
+[AXI_PL_DEV_CONNECT VIRTEX_TCDS          ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D46000 4K]
 
 #VIRTEX_SYS_MGMT
-[AXI_IP_SYS_MGMT VIRTEX_SYS_MGMT         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c42000 4K 0]
+[AXI_IP_SYS_MGMT VIRTEX_SYS_MGMT         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D42000 4K 0]
 
diff --git a/src/slaves.yaml b/src/slaves.yaml
@@ -1,39 +1,39 @@
 AXI_SLAVES:
   VIRTEX_SYS_MGMT:
-    TCL_CALL: "[AXI_IP_SYS_MGMT VIRTEX_SYS_MGMT         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c42000 4K 0]"
+    TCL_CALL: "[AXI_IP_SYS_MGMT VIRTEX_SYS_MGMT         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D42000 4K 0]"
     XML:
       - "address_table/modules/VIRTEX_SYS_MGMT.xml"
     UHAL_BASE: 0xC0000000
 
   V_IO:
-    TCL_CALL: "[AXI_PL_DEV_CONNECT V_IO                 ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c40000 4K]"
+    TCL_CALL: "[AXI_PL_DEV_CONNECT V_IO                 ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D40000 4K]"
     XML:
       - "address_table/modules/V_IO.xml"
     UHAL_BASE: 0xC1000000
     HDL: "src/V_IO"    
 
   CM_V_INFO:
-    TCL_CALL: "[AXI_PL_DEV_CONNECT CM_V_INFO            ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c43000 4K]"
+    TCL_CALL: "[AXI_PL_DEV_CONNECT CM_V_INFO            ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D43000 4K]"
     XML:
       - "address_table/modules/FW_INFO.xml"
     UHAL_BASE: 0xC2000000
     HDL: "src/CM_V_info"
 
   VIRTEX_TCDS:
-    TCL_CALL: "[AXI_PL_DEV_CONNECT VIRTEX_TCDS          ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c46000 4K]"
+    TCL_CALL: "[AXI_PL_DEV_CONNECT VIRTEX_TCDS          ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D46000 4K]"
     XML:
       - "address_table/modules/VIRTEX_TCDS.xml"
     UHAL_BASE: 0xC3000000
     HDL: "src/TCDS"
 
   VIRTEX_TCDS_DRP:
-    TCL_CALL: "[AXI_PL_DEV_CONNECT VIRTEX_TCDS_DRP      ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83c47000 4K]"
+    TCL_CALL: "[AXI_PL_DEV_CONNECT VIRTEX_TCDS_DRP      ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x83D47000 4K]"
     XML:
       - "address_table/modules/DRP_USP_GTY.xml"
     UHAL_BASE: 0xC4000000    
 
   VIRTEX_IPBUS:
-    TCL_CALL: "[AXI_PL_DEV_CONNECT VIRTEX_IPBUS         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x8a000000 32M AXI4]"
+    TCL_CALL: "[AXI_PL_DEV_CONNECT VIRTEX_IPBUS         ${AXI_INTERCONNECT_NAME} ${AXI_MASTER_CLK} ${AXI_MASTER_RSTN} 50000000 0x8C000000 32M AXI4]"
     XML:
       - "address_table/modules/IPBUS.xml"
     UHAL_BASE: 0xC5000000