Skip to content
View andrsmllr's full-sized avatar

Block or report andrsmllr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. magic_vlsi_examples magic_vlsi_examples Public

    Some simple examples for the Magic VLSI physical chip layout tool.

    29 4

  2. tang_nano_devbrd tang_nano_devbrd Public

    Play and learn with the Sipeed Tang Nano development board featuring a Gowin GW1N-1-LV ("Little Bee") FPGA.

    Verilog 7

  3. hifive1_fe310_devbrd hifive1_fe310_devbrd Public

    Play and learn with the SiFive HiFive1 board featuring a FE310-G000 SoC integrating SiFive's E31 RISC-V core.

    C++ 6

  4. magic_vlsi_sky130_examples magic_vlsi_sky130_examples Public

    Some simple examples for the Magic VLSI physical chip layout tool using Google Skywater130 PDK.

    6

  5. tang_primer_devbrd tang_primer_devbrd Public

    Play and learn with the Sipeed Tang PriMER development board featuring an Anlogic EG4S20 FPGA.

    Verilog 5

  6. gdsiistl gdsiistl Public

    Forked from mbalestrini/gdsiistl

    Converts GDSII files to STL files.

    Python 4

12 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

April 2025

andrsmllr has no activity yet for this period.
Loading