fix(CMSIS): Match clock/trim settings in SYS registers to latest changes for MAX32657 #320
example_tester.yml
on: pull_request
Example_Tests_MAX32690
33s
Example_Tests_MAX78002
2m 52s
Annotations
1 error
Example_Tests_MAX32690
Process completed with exit code 2.
|