Skip to content

Pinned Loading

  1. metaSMT metaSMT Public

    C++ 48 25

  2. crave crave Public

    Constrained random stimuli generation for C++ and SystemC

    C++ 49 13

  3. riscv-vp riscv-vp Public

    Forked from vherdt/riscv-vp

    RISC-V Virtual Prototype

    C++ 149 50

  4. symex-vp symex-vp Public

    A concolic testing engine for RISC-V embedded software with support for SystemC peripherals

    C++ 20 5

  5. microrv32 microrv32 Public

    SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype

    Scala 42 5

  6. virtual-breadboard virtual-breadboard Public

    Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes

    C++ 7 2

Repositories

Showing 10 of 57 repositories
  • vpil-hw Public

    Hardware Description for VPiL (Virtual Prototype in the Loop)

    agra-uni-bremen/vpil-hw’s past year of commit activity
    Verilog 0 MIT 0 0 0 Updated Dec 16, 2024
  • virtual-bus Public

    Simple protocol to connect two memory mapped buses (e.g. for Hardware In The Loop)

    agra-uni-bremen/virtual-bus’s past year of commit activity
    C++ 0 0 1 0 Updated Dec 13, 2024
  • riscv-vp Public Forked from vherdt/riscv-vp

    RISC-V Virtual Prototype

    agra-uni-bremen/riscv-vp’s past year of commit activity
    C++ 149 MIT 63 11 3 Updated Dec 13, 2024
  • opt-vp Public

    Virtual Prototype for identifying Application Specific Hardware Optimization candidates

    agra-uni-bremen/opt-vp’s past year of commit activity
    C++ 6 MIT 2 0 0 Updated Dec 5, 2024
  • microrv32 Public

    SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype

    agra-uni-bremen/microrv32’s past year of commit activity
    Scala 42 MIT 5 0 1 Updated Oct 23, 2024
  • SpinalAGRADemo Public

    SpinalHDL demo for AGRA

    agra-uni-bremen/SpinalAGRADemo’s past year of commit activity
    Scala 0 0 0 0 Updated Aug 25, 2024
  • libriscv Public

    Extensible implementation of the RISC-V ISA based on FreeMonads

    agra-uni-bremen/libriscv’s past year of commit activity
    Haskell 9 MIT 1 0 0 Updated Jul 10, 2024
  • BinSym Public

    Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model

    agra-uni-bremen/BinSym’s past year of commit activity
    Haskell 42 MIT 3 0 0 Updated Jul 4, 2024
  • agra-uni-bremen/vlsid2024-inputaware-approxadders-magic’s past year of commit activity
    0 0 0 0 Updated Jun 5, 2024
  • guix-symex Public

    A Guix channel for reproducible symbolic execution research

    agra-uni-bremen/guix-symex’s past year of commit activity
    Scheme 1 GPL-3.0 0 0 0 Updated May 31, 2024

Top languages

Loading…

Most used topics

Loading…