VERA PSG: implement 9 bit volume table/Verilog changes #481
build.yml
on: pull_request
README
27s
build-wasm
1m 55s
build-win-x86_64
1m 58s
build-win-i686
2m 0s
build-linux-x86_64
43s
build-linux-aarch64
6m 36s
build-linux-armhf
6m 32s
build-macos-x86_64
3m 18s
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
readme-pdf
Expired
|
538 KB |
|
x16emu_linux-aarch64
Expired
|
3.78 MB |
|
x16emu_linux-armhf
Expired
|
3.65 MB |
|
x16emu_linux-x86_64
Expired
|
3.84 MB |
|
x16emu_macos
Expired
|
4.5 MB |
|
x16emu_wasm
Expired
|
515 KB |
|
x16emu_win32
Expired
|
4.79 MB |
|
x16emu_win64
Expired
|
4.76 MB |
|