VHDL files of modules used to design and implement a basic CPU with a datapath. Final project synthesis was carried out using Xilinx Vivado, thus project files are not included here. A Basys 3 FPGA was used for implementation, with an STM32F4 Discovery board used as a bootloader; again neither the constraints nor the bootloader are included here.
This repository has been archived by the owner on Oct 27, 2024. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
Tropingenie/ECE-449
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Packages 0
No packages published