To learn designing basic sequential circuits in Verilog and implementing them on an FPGA.
-
Notifications
You must be signed in to change notification settings - Fork 0
TKholay/HDL-Lab2-SequentialCircuits
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
The objective is to design basic sequential circuits in Verilog and implementing them on an FPGA.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published