Built From Home Corona Effect
I am a VLSI Engineer. I develop hardware system. The software package comes as a complementary.
- India
Popular repositories Loading
-
verilog-to-gate-level-synthesis
verilog-to-gate-level-synthesis PublicThis Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.