Skip to content
View Pradyumna1312's full-sized avatar
  • R V College of Engineering
  • Bengaluru

Block or report Pradyumna1312

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Pradyumna1312/README.md

Hi there 👋

Pinned Loading

  1. FPGA_Workshop_VSD FPGA_Workshop_VSD Public

    This Repo is a part of a 5-Day Workshop conducted by VLSI System Design (VSD) and the contents are divided Day wise for better understanding.

    Tcl 1

  2. FFT FFT Public

    This repo is a small self project for improving technical skills in digital designing by designing a 16-bit FFT...... Still a long way to go

    Verilog 3

  3. Simple-Problems-with-Verification Simple-Problems-with-Verification Public

    SystemVerilog

  4. Verilog_Labs Verilog_Labs Public

    Verilog

  5. Braun-Multiplier Braun-Multiplier Public

    Verilog

  6. JohnsonCounter_LP JohnsonCounter_LP Public