-
Notifications
You must be signed in to change notification settings - Fork 5.6k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[CINN] Make New ASTGen Without ISL and Stage #57207
Conversation
你的PR提交成功,感谢你对开源项目的贡献! |
ast_gen_ius::TensorGroup tensor_group({A, B, C}); | ||
auto func = lang::LowerToAst("add1", {A, B, C}, &tensor_group); | ||
|
||
LOG(INFO) << "Huihuang debug: " << func << std::endl; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This is the debug output I forgot to remove, I will delete it along with reviewer's comment.
Since CI has finished, I will remove the debug output in the next PR |
Make art_gen_ius::AstGen as replacement of old isl AstGen, art_gen_ius::TensorGroup as a replacement of tensor relation data structure as old Stage and StageMap, however we remove old style schedule function of Stage.
Make art_gen_ius::AstGen as replacement of old isl AstGen, art_gen_ius::TensorGroup as a replacement of tensor relation data structure as old Stage and StageMap, however we remove old style schedule function of Stage.
PR types
New features
PR changes
Others
Description
pcard-75206
Make art_gen_ius::AstGen as replacement of old isl AstGen, art_gen_ius::TensorGroup as a replacement of tensor relation data structure as old Stage and StageMap, however we remove old style schedule function of Stage.