Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

riscv: 把内核编译target改为riscv64gc & 获取time csr的频率 & 修正浮点保存与恢复的汇编的问题 #699

Merged

Conversation

fslongjin
Copy link
Member

  1. riscv: 获取time csr的频率
  2. 把内核编译target改为riscv64gc
  3. fix: 修正浮点保存与恢复的汇编的问题

@dragonosbot
Copy link

@fslongjin: no appropriate reviewer found, use r? to override

@dragonosbot dragonosbot added O-riscv64 Target: riscv64 O-x86_64 Target: x86_64 S-等待审查 Status: 等待assignee以及相关方的审查。 T-doc Relevant to the document team, which will review and decide on the PR/issue. T-driver Relevant to the driver team, which will review and decide on the PR/issue. labels Apr 6, 2024
@fslongjin fslongjin merged commit 23ef2b3 into DragonOS-Community:master Apr 6, 2024
7 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
O-riscv64 Target: riscv64 O-x86_64 Target: x86_64 S-等待审查 Status: 等待assignee以及相关方的审查。 T-doc Relevant to the document team, which will review and decide on the PR/issue. T-driver Relevant to the driver team, which will review and decide on the PR/issue.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants