Skip to content

Actions: zeroasiccorp/umi

Testbench CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
181 workflow runs
181 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Add mode to umi_ram
Testbench CI #56: Pull request #142 opened by azaidy
July 10, 2024 21:57 1m 48s ali/umi_ram_mode
July 10, 2024 21:57 1m 48s
update to SC 0.24.0
Testbench CI #54: Pull request #140 synchronize by gadfort
July 9, 2024 19:40 1m 25s update-ll
July 9, 2024 19:40 1m 25s
update to SC 0.24.0
Testbench CI #53: Pull request #140 synchronize by gadfort
July 9, 2024 19:37 1m 45s update-ll
July 9, 2024 19:37 1m 45s
update to SC 0.24.0
Testbench CI #52: Pull request #140 synchronize by gadfort
July 9, 2024 19:30 2m 10s update-ll
July 9, 2024 19:30 2m 10s
update to SC 0.24.0
Testbench CI #51: Pull request #140 synchronize by gadfort
July 9, 2024 19:25 1m 50s update-ll
July 9, 2024 19:25 1m 50s
update to SC 0.24.0
Testbench CI #50: Pull request #140 synchronize by gadfort
July 9, 2024 19:10 1m 49s update-ll
July 9, 2024 19:10 1m 49s
update to SC 0.24.0
Testbench CI #49: Pull request #140 opened by gadfort
July 9, 2024 18:55 1m 45s update-ll
July 9, 2024 18:55 1m 45s
publish 0.1.0
Testbench CI #45: Pull request #136 opened by gadfort
June 12, 2024 16:54 2m 0s publish
June 12, 2024 16:54 2m 0s
Fixes to fifo flex merge logic and to conform to lambdalib
Testbench CI #44: Pull request #135 synchronize by azaidy
June 3, 2024 20:24 2m 4s ali/fixes
June 3, 2024 20:24 2m 4s
Fixes to fifo flex merge logic and to conform to lambdalib
Testbench CI #43: Pull request #135 synchronize by azaidy
June 3, 2024 19:40 10m 46s ali/fixes
June 3, 2024 19:40 10m 46s
Fixes to fifo flex merge logic and to conform to lambdalib
Testbench CI #42: Pull request #135 opened by azaidy
June 3, 2024 18:59 10m 28s ali/fixes
June 3, 2024 18:59 10m 28s
Update lambdalib to 0.2.3
Testbench CI #41: Pull request #134 opened by sgherbst
May 14, 2024 22:48 2m 3s sgh/lambdalib-0.2.3
May 14, 2024 22:48 2m 3s
Add a wrapper allowing multiple UMI ports to access a single port memory
Testbench CI #40: Pull request #132 synchronize by azaidy
May 7, 2024 15:36 1m 57s ali/umi_ram
May 7, 2024 15:36 1m 57s
Testbench CI
Testbench CI #37: Manually run by azaidy
April 16, 2024 19:32 2m 0s ali/axiumi
April 16, 2024 19:32 2m 0s
Testbench CI
Testbench CI #36: Manually run by azaidy
April 16, 2024 17:19 10m 28s ali/axiumi
April 16, 2024 17:19 10m 28s
Testbench CI
Testbench CI #35: Manually run by azaidy
April 16, 2024 17:10 2m 1s ali/axiumi
April 16, 2024 17:10 2m 1s
Use source address as the identifier for exclusive access
Testbench CI #34: Pull request #130 opened by sgherbst
March 14, 2024 21:16 2m 0s sgh/exclusive
March 14, 2024 21:16 2m 0s
UMI to AXI4-Lite converters and testbenches
Testbench CI #33: Pull request #129 synchronize by azaidy
March 12, 2024 18:18 2m 4s ali/axiumi
March 12, 2024 18:18 2m 4s
UMI to AXI4-Lite converters and testbenches
Testbench CI #32: Pull request #129 synchronize by azaidy
March 12, 2024 17:54 2m 1s ali/axiumi
March 12, 2024 17:54 2m 1s