



















lv_nmos 10u/10u









Iv_pmos 10u/10u



lv_nmos 10u/0.13u




lv_pmos 10u/0.13u




lv_nmos 1u/10u


lv_nmos 1/10 corner Vds=50mV Vbs=0V




lv_nmos 1/10 statistical Vds=50mV Vbs=0V




lv_nmos 1/10 corner Vgs=0.6...1.4V




lv_nmos 1/10 statistical Vgs=0.6...1.4V



lv_nmos 1/10 mismatch Vds=50mV Vbs=0V




lv_nmos 1/10 mismatch Vgs=0.6...1.4V




Iv_pmos 1u/10u


Iv_pmos 1/10 corner Vds=-50mV Vbs=0V




Iv_pmos 1/10 statistical Vds=-50mV Vbs=0V




Iv_pmos 1/10 corner |Vgs|=0.6...1.4V




Iv_pmos 1/10 statistical |Vgs|=0.6...1.4V



Iv_pmos 1/10 mismatch Vds=-50mV Vbs=0V




Iv_pmos 1/10 statistical |Vgs|=0.6...1.4V




Iv_nmos 1u/0.13u


Iv_nmos 1/0.13 corner Vds=50mV Vbs=0V




Iv_nmos 1/0.13 statistical Vds=50mV Vbs=0V




Iv_nmos 1/0.13 corner Vgs=0.6..1.4V




Iv_nmos 1/0.13 statistical Vgs=0.6..1.4V



Iv_nmos 1/0.13 mismatch Vds=50mV Vbs=0V



Iv_nmos 1/0.13 mismatch Vgs=0.6..1.4V



Iv_pmos 1u/0.13u

