Testbenches insert packets at higher rate than 100Gbps per interface

[mkhazraee]

There is no rate limiting or back-pressure for the incoming traffic in the test benches (there can be back pressure by exposing the tready, but in actual FPGA implementation there won't be such signal and hence not used).

Solution: Use Alex's EthMAC to rate limit and no more need for back-pressure.