RISC-V Design

Project as part of the class HW-1, 7th semester, in ECE Aristotle University of Thessaloniki.
Design and verification of a simple RISC-V processor.
Made in Verilog.
Included are the .v files, project description and final report.