Implement HDMI output using only SystemVerilog and an Analog Devices ADV7513
-
Updated
Feb 20, 2022 - SystemVerilog
Implement HDMI output using only SystemVerilog and an Analog Devices ADV7513
DS1302 Real-time Clock (RTC) Module Interfacing with Terasic DE-10 Standard FPGA
Basic Stopwatch Design using Terasic DE-10 Standard FPGA
Simple Central Processing Unit (CPU) Design using Terasic DE-10 Standard FPGA
Add a description, image, and links to the cyclone-v topic page so that developers can more easily learn about it.
To associate your repository with the cyclone-v topic, visit your repo's landing page and select "manage topics."