custom-processor

Here are 2 public repositories matching this topic...

bimalka98 / DownSampleMe

A custom processor implemented in Verilog HDL for image down sampling for UOM's EN3030 Circuits and Systems Design module ❄

fpga image-processing verilog isa assembly-language-programming xilinx-vivado downsampling micro-instructions custom-processor control-lut

Updated Jul 14, 2022
Verilog

StackedArchitect / MIPS32Bit-Pipelined-CPU

Star

This project is a custom 32-bit pipelined RISC processor in Verilog, featuring a 5-stage pipeline, hazard detection, and data forwarding. It demonstrates core CPU concepts and is ideal for learning about pipelined processor design and simulation.

cpu verilog vivado risc mips-architecture mips32 custom-processor pipelined-processor

Updated Jul 14, 2025
Verilog

Improve this page

Add a description, image, and links to the custom-processor topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the custom-processor topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly