This repository has been archived by the owner on Jan 21, 2021. It is now read-only.
forked from swetland/omap4boot
-
Notifications
You must be signed in to change notification settings - Fork 1
/
board_blaze.c
275 lines (266 loc) · 13.2 KB
/
board_blaze.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
#include <aboot/aboot.h>
#include <aboot/io.h>
#include <omap4/mux.h>
#include <omap4/hw.h>
void board_late_init(void)
{
cfg_machine_type = 2160;
cfg_uart_base = OMAP44XX_UART3;
}
void board_mux_init(void)
{
MV(CP(GPMC_AD0),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat0*/
MV(CP(GPMC_AD1),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat1*/
MV(CP(GPMC_AD2),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat2*/
MV(CP(GPMC_AD3),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat3*/
MV(CP(GPMC_AD4),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat4*/
MV(CP(GPMC_AD5),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat5*/
MV(CP(GPMC_AD6),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat6*/
MV(CP(GPMC_AD7),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_dat7*/
MV(CP(GPMC_AD8),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M3)); /*gpio_32*/
MV(CP(GPMC_AD9),(PTU|IEN|M3)); /*gpio_33*/
MV(CP(GPMC_AD10),(PTU|IEN|M3)); /*gpio_34*/
MV(CP(GPMC_AD11),(PTU|IEN|M3)); /*gpio_35*/
MV(CP(GPMC_AD12),(PTU|IEN|M3)); /*gpio_36*/
MV(CP(GPMC_AD13),(PTD|OFF_EN|OFF_PD|OFF_OUT_PTD|M3)); /*gpio_37*/
MV(CP(GPMC_AD14),(PTD|OFF_EN|OFF_PD|OFF_OUT_PTD|M3)); /*gpio_38*/
MV(CP(GPMC_AD15),(PTD|OFF_EN|OFF_PD|OFF_OUT_PTD|M3)); /*gpio_39*/
MV(CP(GPMC_A16),(M3)); /*gpio_40*/
MV(CP(GPMC_A17),(PTD|M3)); /*gpio_41*/
MV(CP(GPMC_A18),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row6*/
MV(CP(GPMC_A19),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row7*/
MV(CP(GPMC_A20),(IEN|M3)); /*gpio_44*/
MV(CP(GPMC_A21),(M3)); /*gpio_45*/
MV(CP(GPMC_A22),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col6*/
MV(CP(GPMC_A23),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col7*/
MV(CP(GPMC_A24),(PTD|M3)); /*gpio_48*/
MV(CP(GPMC_A25),(PTD|M3)); /*gpio_49*/
MV(CP(GPMC_NCS0),(M3)); /*gpio_50*/
MV(CP(GPMC_NCS1),(IEN|M3)); /*gpio_51*/
MV(CP(GPMC_NCS2),(IEN|M3)); /*gpio_52*/
MV(CP(GPMC_NCS3),(IEN|M3)); /*gpio_53*/
MV(CP(GPMC_NWP),(M3)); /*gpio_54*/
MV(CP(GPMC_CLK),(PTD|M3)); /*gpio_55*/
MV(CP(GPMC_NADV_ALE),(M3)); /*gpio_56*/
MV(CP(GPMC_NOE),(PTU|IEN|OFF_EN|OFF_OUT_PTD|M1)); /*sdmmc2_clk*/
MV(CP(GPMC_NWE),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*sdmmc2_cmd*/
MV(CP(GPMC_NBE0_CLE),(M3)); /*gpio_59*/
MV(CP(GPMC_NBE1),(PTD|M3)); /*gpio_60*/
MV(CP(GPMC_WAIT0),(PTU|IEN|M3)); /*gpio_61*/
MV(CP(GPMC_WAIT1),(IEN|M3)); /*gpio_62*/
MV(CP(C2C_DATA11),(PTD|M3)); /*gpio_100*/
MV(CP(C2C_DATA12),(M1)); /*dsi1_te0*/
MV(CP(C2C_DATA13),(PTD|M3)); /*gpio_102*/
MV(CP(C2C_DATA14),(M1)); /*dsi2_te0*/
MV(CP(C2C_DATA15),(PTD|M3)); /*gpio_104*/
MV(CP(HDMI_HPD),(M0)); /*hdmi_hpd*/
MV(CP(HDMI_CEC),(M0)); /*hdmi_cec*/
MV(CP(HDMI_DDC_SCL),(PTU|M0)); /*hdmi_ddc_scl*/
MV(CP(HDMI_DDC_SDA),(PTU|IEN|M0)); /*hdmi_ddc_sda*/
MV(CP(CSI21_DX0),(IEN|M0)); /*csi21_dx0*/
MV(CP(CSI21_DY0),(IEN|M0)); /*csi21_dy0*/
MV(CP(CSI21_DX1),(IEN|M0)); /*csi21_dx1*/
MV(CP(CSI21_DY1),(IEN|M0)); /*csi21_dy1*/
MV(CP(CSI21_DX2),(IEN|M0)); /*csi21_dx2*/
MV(CP(CSI21_DY2),(IEN|M0)); /*csi21_dy2*/
MV(CP(CSI21_DX3),(PTD|M7)); /*csi21_dx3*/
MV(CP(CSI21_DY3),(PTD|M7)); /*csi21_dy3*/
MV(CP(CSI21_DX4),(PTD|OFF_EN|OFF_PD|OFF_IN|M7)); /*csi21_dx4*/
MV(CP(CSI21_DY4),(PTD|OFF_EN|OFF_PD|OFF_IN|M7)); /*csi21_dy4*/
MV(CP(CSI22_DX0),(IEN|M0)); /*csi22_dx0*/
MV(CP(CSI22_DY0),(IEN|M0)); /*csi22_dy0*/
MV(CP(CSI22_DX1),(IEN|M0)); /*csi22_dx1*/
MV(CP(CSI22_DY1),(IEN|M0)); /*csi22_dy1*/
MV(CP(CAM_SHUTTER),(OFF_EN|OFF_PD|OFF_OUT_PTD|M0)); /*cam_shutter*/
MV(CP(CAM_STROBE),(OFF_EN|OFF_PD|OFF_OUT_PTD|M0)); /*cam_strobe*/
MV(CP(CAM_GLOBALRESET),(PTD|OFF_EN|OFF_PD|OFF_OUT_PTD|M3)); /*gpio_83*/
MV(CP(USBB1_ULPITLL_CLK),(IEN|OFF_EN|OFF_IN|M1)); /*hsi1_cawake*/
MV(CP(USBB1_ULPITLL_STP),(IEN|OFF_EN|OFF_IN|M1)); /*hsi1_cadata*/
MV(CP(USBB1_ULPITLL_DIR),(IEN|OFF_EN|OFF_IN|M1)); /*hsi1_caflag*/
MV(CP(USBB1_ULPITLL_NXT),(OFF_EN|M1)); /*hsi1_acready*/
MV(CP(USBB1_ULPITLL_DAT0),(OFF_EN|M1)); /*hsi1_acwake*/
MV(CP(USBB1_ULPITLL_DAT1),(OFF_EN|M1)); /*hsi1_acdata*/
MV(CP(USBB1_ULPITLL_DAT2),(OFF_EN|M1)); /*hsi1_acflag*/
MV(CP(USBB1_ULPITLL_DAT3),(IEN|OFF_EN|OFF_IN|M1)); /*hsi1_caready*/
MV(CP(USBB1_ULPITLL_DAT4),(IEN|OFF_EN|OFF_PD|OFF_IN|M4)); /*usbb1_ulpiphy_dat4*/
MV(CP(USBB1_ULPITLL_DAT5),(IEN|OFF_EN|OFF_PD|OFF_IN|M4)); /*usbb1_ulpiphy_dat5*/
MV(CP(USBB1_ULPITLL_DAT6),(IEN|OFF_EN|OFF_PD|OFF_IN|M4)); /*usbb1_ulpiphy_dat6*/
MV(CP(USBB1_ULPITLL_DAT7),(IEN|OFF_EN|OFF_PD|OFF_IN|M4)); /*usbb1_ulpiphy_dat7*/
MV(CP(USBB1_HSIC_DATA),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*usbb1_hsic_data*/
MV(CP(USBB1_HSIC_STROBE),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*usbb1_hsic_strobe*/
MV(CP(USBC1_ICUSB_DP),(IEN|M0)); /*usbc1_icusb_dp*/
MV(CP(USBC1_ICUSB_DM),(IEN|M0)); /*usbc1_icusb_dm*/
MV(CP(SDMMC1_CLK),(PTU|OFF_EN|OFF_OUT_PTD|M0)); /*sdmmc1_clk*/
MV(CP(SDMMC1_CMD),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_cmd*/
MV(CP(SDMMC1_DAT0),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat0*/
MV(CP(SDMMC1_DAT1),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat1*/
MV(CP(SDMMC1_DAT2),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat2*/
MV(CP(SDMMC1_DAT3),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat3*/
MV(CP(SDMMC1_DAT4),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat4*/
MV(CP(SDMMC1_DAT5),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat5*/
MV(CP(SDMMC1_DAT6),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat6*/
MV(CP(SDMMC1_DAT7),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc1_dat7*/
MV(CP(ABE_MCBSP2_CLKX),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_mcbsp2_clkx*/
MV(CP(ABE_MCBSP2_DR),(IEN|OFF_EN|OFF_OUT_PTD|M0)); /*abe_mcbsp2_dr*/
MV(CP(ABE_MCBSP2_DX),(OFF_EN|OFF_OUT_PTD|M0)); /*abe_mcbsp2_dx*/
MV(CP(ABE_MCBSP2_FSX),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_mcbsp2_fsx*/
MV(CP(ABE_MCBSP1_CLKX),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_mcbsp1_clkx*/
MV(CP(ABE_MCBSP1_DR),(IEN|OFF_EN|OFF_OUT_PTD|M0)); /*abe_mcbsp1_dr*/
MV(CP(ABE_MCBSP1_DX),(OFF_EN|OFF_OUT_PTD|M0)); /*abe_mcbsp1_dx*/
MV(CP(ABE_MCBSP1_FSX),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_mcbsp1_fsx*/
MV(CP(ABE_PDM_UL_DATA),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_pdm_ul_data*/
MV(CP(ABE_PDM_DL_DATA),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_pdm_dl_data*/
MV(CP(ABE_PDM_FRAME),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_pdm_frame*/
MV(CP(ABE_PDM_LB_CLK),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_pdm_lb_clk*/
MV(CP(ABE_CLKS),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*abe_clks*/
MV(CP(ABE_DMIC_CLK1),(M0)); /*abe_dmic_clk1*/
MV(CP(ABE_DMIC_DIN1),(IEN|M0)); /*abe_dmic_din1*/
MV(CP(ABE_DMIC_DIN2),(IEN|M0)); /*abe_dmic_din2*/
MV(CP(ABE_DMIC_DIN3),(IEN|M0)); /*abe_dmic_din3*/
MV(CP(UART2_CTS),(PTU|IEN|M0)); /*uart2_cts*/
MV(CP(UART2_RTS),(M0)); /*uart2_rts*/
MV(CP(UART2_RX),(PTU|IEN|M0)); /*uart2_rx*/
MV(CP(UART2_TX),(M0)); /*uart2_tx*/
MV(CP(HDQ_SIO),(M3)); /*gpio_127*/
MV(CP(I2C1_SCL),(PTU|IEN|M0)); /*i2c1_scl*/
MV(CP(I2C1_SDA),(PTU|IEN|M0)); /*i2c1_sda*/
MV(CP(I2C2_SCL),(PTU|IEN|M0)); /*i2c2_scl*/
MV(CP(I2C2_SDA),(PTU|IEN|M0)); /*i2c2_sda*/
MV(CP(I2C3_SCL),(PTU|IEN|M0)); /*i2c3_scl*/
MV(CP(I2C3_SDA),(PTU|IEN|M0)); /*i2c3_sda*/
MV(CP(I2C4_SCL),(PTU|IEN|M0)); /*i2c4_scl*/
MV(CP(I2C4_SDA),(PTU|IEN|M0)); /*i2c4_sda*/
MV(CP(MCSPI1_CLK),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi1_clk*/
MV(CP(MCSPI1_SOMI),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi1_somi*/
MV(CP(MCSPI1_SIMO),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi1_simo*/
MV(CP(MCSPI1_CS0),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi1_cs0*/
MV(CP(MCSPI1_CS1),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M3)); /*mcspi1_cs1*/
MV(CP(MCSPI1_CS2),(PTU|OFF_EN|OFF_OUT_PTU|M3)); /*gpio_139*/
MV(CP(MCSPI1_CS3),(PTU|IEN|M3)); /*gpio_140*/
MV(CP(UART3_CTS_RCTX),(PTU|IEN|M0)); /*uart3_tx*/
MV(CP(UART3_RTS_SD),(M0)); /*uart3_rts_sd*/
MV(CP(UART3_RX_IRRX),(IEN|M0)); /*uart3_rx*/
MV(CP(UART3_TX_IRTX),(M0)); /*uart3_tx*/
MV(CP(SDMMC5_CLK),(PTU|IEN|OFF_EN|OFF_OUT_PTD|M0)); /*sdmmc5_clk*/
MV(CP(SDMMC5_CMD),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc5_cmd*/
MV(CP(SDMMC5_DAT0),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc5_dat0*/
MV(CP(SDMMC5_DAT1),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc5_dat1*/
MV(CP(SDMMC5_DAT2),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc5_dat2*/
MV(CP(SDMMC5_DAT3),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*sdmmc5_dat3*/
MV(CP(MCSPI4_CLK),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi4_clk*/
MV(CP(MCSPI4_SIMO),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi4_simo*/
MV(CP(MCSPI4_SOMI),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi4_somi*/
MV(CP(MCSPI4_CS0),(PTD|IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*mcspi4_cs0*/
MV(CP(UART4_RX),(IEN|M0)); /*uart4_rx*/
MV(CP(UART4_TX),(M0)); /*uart4_tx*/
MV(CP(USBB2_ULPITLL_CLK),(PTD|IEN|M3)); /*gpio_157*/
MV(CP(USBB2_ULPITLL_STP),(IEN|M5)); /*dispc2_data23*/
MV(CP(USBB2_ULPITLL_DIR),(IEN|M5)); /*dispc2_data22*/
MV(CP(USBB2_ULPITLL_NXT),(IEN|M5)); /*dispc2_data21*/
MV(CP(USBB2_ULPITLL_DAT0),(IEN|M5)); /*dispc2_data20*/
MV(CP(USBB2_ULPITLL_DAT1),(IEN|M5)); /*dispc2_data19*/
MV(CP(USBB2_ULPITLL_DAT2),(IEN|M5)); /*dispc2_data18*/
MV(CP(USBB2_ULPITLL_DAT3),(IEN|M5)); /*dispc2_data15*/
MV(CP(USBB2_ULPITLL_DAT4),(IEN|M5)); /*dispc2_data14*/
MV(CP(USBB2_ULPITLL_DAT5),(IEN|M5)); /*dispc2_data13*/
MV(CP(USBB2_ULPITLL_DAT6),(IEN|M5)); /*dispc2_data12*/
MV(CP(USBB2_ULPITLL_DAT7),(IEN|M5)); /*dispc2_data11*/
MV(CP(USBB2_HSIC_DATA),(PTD|OFF_EN|OFF_OUT_PTU|M3)); /*gpio_169*/
MV(CP(USBB2_HSIC_STROBE),(PTD|OFF_EN|OFF_OUT_PTU|M3)); /*gpio_170*/
MV(CP(UNIPRO_TX0),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col0*/
MV(CP(UNIPRO_TY0),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col1*/
MV(CP(UNIPRO_TX1),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col2*/
MV(CP(UNIPRO_TY1),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col3*/
MV(CP(UNIPRO_TX2),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col4*/
MV(CP(UNIPRO_TY2),(OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_col5*/
MV(CP(UNIPRO_RX0),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row0*/
MV(CP(UNIPRO_RY0),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row1*/
MV(CP(UNIPRO_RX1),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row2*/
MV(CP(UNIPRO_RY1),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row3*/
MV(CP(UNIPRO_RX2),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row4*/
MV(CP(UNIPRO_RY2),(PTU|IEN|OFF_EN|OFF_PD|OFF_IN|M1)); /*kpd_row5*/
MV(CP(USBA0_OTG_CE),(PTD|OFF_EN|OFF_PD|OFF_OUT_PTD|M0)); /*usba0_otg_ce*/
MV(CP(USBA0_OTG_DP),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*usba0_otg_dp*/
MV(CP(USBA0_OTG_DM),(IEN|OFF_EN|OFF_PD|OFF_IN|M0)); /*usba0_otg_dm*/
MV(CP(FREF_CLK1_OUT),(M0)); /*fref_clk1_out*/
MV(CP(FREF_CLK2_OUT),(M0)); /*fref_clk2_out*/
MV(CP(SYS_NIRQ1),(PTU|IEN|M0)); /*sys_nirq1*/
MV(CP(SYS_NIRQ2),(M7)); /*sys_nirq2*/
MV(CP(SYS_BOOT0),(PTU|IEN|M3)); /*gpio_184*/
MV(CP(SYS_BOOT1),(M3)); /*gpio_185*/
MV(CP(SYS_BOOT2),(PTD|IEN|M3)); /*gpio_186*/
MV(CP(SYS_BOOT3),(PTD|IEN|M3)); /*gpio_187*/
MV(CP(SYS_BOOT4),(M3)); /*gpio_188*/
MV(CP(SYS_BOOT5),(PTD|IEN|M3)); /*gpio_189*/
MV(CP(DPM_EMU0),(IEN|M0)); /*dpm_emu0*/
MV(CP(DPM_EMU1),(IEN|M0)); /*dpm_emu1*/
MV(CP(DPM_EMU2),(IEN|M0)); /*dpm_emu2*/
MV(CP(DPM_EMU3),(IEN|M5)); /*dispc2_data10*/
MV(CP(DPM_EMU4),(IEN|M5)); /*dispc2_data9*/
MV(CP(DPM_EMU5),(IEN|M5)); /*dispc2_data16*/
MV(CP(DPM_EMU6),(IEN|M5)); /*dispc2_data17*/
MV(CP(DPM_EMU7),(IEN|M5)); /*dispc2_hsync*/
MV(CP(DPM_EMU8),(IEN|M5)); /*dispc2_pclk*/
MV(CP(DPM_EMU9),(IEN|M5)); /*dispc2_vsync*/
MV(CP(DPM_EMU10),(IEN|M5)); /*dispc2_de*/
MV(CP(DPM_EMU11),(IEN|M5)); /*dispc2_data8*/
MV(CP(DPM_EMU12),(IEN|M5)); /*dispc2_data7*/
MV(CP(DPM_EMU13),(IEN|M5)); /*dispc2_data6*/
MV(CP(DPM_EMU14),(IEN|M5)); /*dispc2_data5*/
MV(CP(DPM_EMU15),(IEN|M5)); /*dispc2_data4*/
MV(CP(DPM_EMU16),(M3)); /*gpio_27*/
MV(CP(DPM_EMU17),(IEN|M5)); /*dispc2_data2*/
MV(CP(DPM_EMU18),(IEN|M5)); /*dispc2_data1*/
MV(CP(DPM_EMU19),(IEN|M5)); /*dispc2_data0*/
MV1(WK(PAD0_SIM_IO),(IEN|M0)); /*sim_io*/
MV1(WK(PAD1_SIM_CLK),(M0)); /*sim_clk*/
MV1(WK(PAD0_SIM_RESET),(M0)); /*sim_reset*/
MV1(WK(PAD1_SIM_CD),(PTU|IEN|M0)); /*sim_cd*/
MV1(WK(PAD0_SIM_PWRCTRL),(M0)); /*sim_pwrctrl*/
MV1(WK(PAD1_SR_SCL),(PTU|IEN|M0)); /*sr_scl*/
MV1(WK(PAD0_SR_SDA),(PTU|IEN|M0)); /*sr_sda*/
MV1(WK(PAD1_FREF_XTAL_IN),(M0)); /*#*/
MV1(WK(PAD0_FREF_SLICER_IN),(M0)); /*fref_slicer_in*/
MV1(WK(PAD1_FREF_CLK_IOREQ),(M0)); /*fref_clk_ioreq*/
MV1(WK(PAD0_FREF_CLK0_OUT),(M2)); /*sys_drm_msecure*/
MV1(WK(PAD1_FREF_CLK3_REQ),(PTU|IEN|M0)); /*#*/
MV1(WK(PAD0_FREF_CLK3_OUT),(M0)); /*fref_clk3_out*/
MV1(WK(PAD1_FREF_CLK4_REQ),(PTU|IEN|M0)); /*#*/
MV1(WK(PAD0_FREF_CLK4_OUT),(M0)); /*#*/
MV1(WK(PAD1_SYS_32K),(IEN|M0)); /*sys_32k*/
MV1(WK(PAD0_SYS_NRESPWRON),(M0)); /*sys_nrespwron*/
MV1(WK(PAD1_SYS_NRESWARM),(M0)); /*sys_nreswarm*/
MV1(WK(PAD0_SYS_PWR_REQ),(PTU|M0)); /*sys_pwr_req*/
MV1(WK(PAD1_SYS_PWRON_RESET),(M3)); /*gpio_wk29*/
MV1(WK(PAD0_SYS_BOOT6),(IEN|M3)); /*gpio_wk9*/
MV1(WK(PAD1_SYS_BOOT7),(IEN|M3)); /*gpio_wk10*/
MV1(WK(PAD1_FREF_CLK3_REQ),(M3)); /*gpio_wk30*/
MV1(WK(PAD1_FREF_CLK4_REQ),(M3)); /*gpio_wk7*/
MV1(WK(PAD0_FREF_CLK4_OUT), (M3)); /*gpio_wk8 */
}
static struct ddr_regs elpida2G_400mhz_2cs = {
/* tRRD changed from 10ns to 12.5ns because of the tFAW requirement*/
.tim1 = 0x10eb0662,
.tim2 = 0x20370dd2,
.tim3 = 0x00b1c33f,
.phy_ctrl_1 = 0x849FF408,
.ref_ctrl = 0x00000618,
.config_init = 0x80000eb9,
.config_final = 0x80001ab9,
.zq_config = 0xD00b3215,
.mr1 = 0x83,
.mr2 = 0x4
};
void board_ddr_init(void)
{
/* 1GB, 128B interleaved */
writel(0x80640300, DMM_BASE + DMM_LISA_MAP_0);
writel(0x00000000, DMM_BASE + DMM_LISA_MAP_2);
writel(0xFF020100, DMM_BASE + DMM_LISA_MAP_3);
if (get_omap_rev() >= OMAP_4460_ES1_DOT_0) {
writel(0x80640300, MA_BASE + DMM_LISA_MAP_0);
elpida2G_400mhz_2cs.phy_ctrl_1 = 0x449FF408;
}
omap4_ddr_init(&elpida2G_400mhz_2cs,
&elpida2G_400mhz_2cs);
}