Skip to content

Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.

Notifications You must be signed in to change notification settings

os-fpga/GettingStartedWithFPGAs

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

10 Commits
 
 
 
 
 
 

Repository files navigation

Getting Started with FPGAs

Brought to you by the Open Source FPGA Foundation

osfpga-logo

Led by Steve Hoover, founder of redwoodeda-logo and member of the OSFPGA Education and Training Committee.

This free short-course takes you from your browser to your board in under an hour, using the Makerchip IDE.

EDGE_Artix7_LED  =>   led_artix

You'll develop a simple counter circuit and a 7-segment display controller in Verilog or Transaction-Level Verilog. Then, if you have any of several supported FPGA boards, you’ll be able to run your design on your own FPGA. From there, the sky’s the limit.

Visit OSFPGA.org for further learning opportunities.

Supported Boards:

  1. Zedboard Zynq-7000 ARM/FPGA SoC Development Board (Product Link)
  2. EDGE Artix 7 FPGA Development Board (Product Link)
  3. Basys 3 Artix-7 FPGA Trainer Board (Product Link)
  4. Icebreaker FPGA (Product Link)
  5. Nexys A7 (Product Link)

Start the course now! ...well, not quite now... still a work-in-progress.

Demos:

1. LED:

Counter Demo: https://makerchip.com/sandbox/0mZf5hLPG/0y8h64Z#

Output on Virtual Basys3 board:

Basys3_LED

Output on Virtual Edge Artix7 board:

EDGE_Artix7_LED

2. Seven Segment Display:

Counter Demo: https://makerchip.com/sandbox/0mZf5hLPG/0zmh8rV

Output on Virtual Basys3 board:

Basys3_7seg

Output on Virtual Edge Artix7 board:

EDGE_Artix7_7seg

Run on FPGA:

1. LED:

Output on Basys3 board:

Basys3_LED

Output on Edge Artix7 board:

EDGE_Artix7_LED

2. Seven Segment Display:

Output on Basys3 board:

Basys3_7seg

Output on Edge Artix7 board:

EDGE_Artix7_7seg

Credits

Course creators:

  • Steve Hoover, founder Redwood EDA, LLC
  • Mayank Kabra, student at the International Institute of Information Technology, Bangalore
  • Shivani Shah, student at the International Institute of Information Technology, Bangalore

Thanks also to Bala Dhinesh for providing the vitual lab environment, with support from:

redwoodeda-logo      gsoc-logo      fossi-logo      vsd-logo

About

Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published