Skip to content

Commit

Permalink
Merge pull request #219 from bilalsakhawat-10xe/add_rv32e_tests
Browse files Browse the repository at this point in the history 
Fix/Update rv32e_unratified/C/cswsp-01 test and coverage report
  • Loading branch information
@neelgala
neelgala committed Feb 24, 2022
1 parent 05be72e commit 32f503e
Show file tree
Hide file tree
Showing 5 changed files with 337 additions and 323 deletions.
3 changes: 3 additions & 0 deletions CHANGELOG.md
View file
Original file line number Diff line number Diff line change
@@ -1,5 +1,8 @@
# CHANGELOG

## [2.5.4] - 2021-10-20
- Second Fix for the issue #206

## [2.5.3] - 2021-10-15
- fix the lower case `i` in the `RVTEST_CASE` macros used in the shift operation tests.

Expand Down
40 changes: 20 additions & 20 deletions riscv-test-stats/coverage/rv32e_unratified/C/coverage.html
View file
Original file line number Diff line number Diff line change
Expand Up @@ -253,7 +253,7 @@

</script>
<h1></h1>
<p>Report generated on 2021-09-13 10:27 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
<p>Report generated on 2021-10-20 09:34 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
<h2>Environment</h2>
<table id="environment">
<tr>
Expand Down Expand Up @@ -4249,10 +4249,10 @@ <h2>Test Stats</h2>
<tbody class= " sizes-table-row" >
<tr>
<td class="col-tname">/home/bilalsakhawat/dev2/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cswsp-01.S</td>
<td class="col-tfprint">6716</td>
<td class="col-tcode">1672</td>
<td class="col-tdata">4</td>
<td class="col-tsign">280</td>
<td class="col-tfprint">6746</td>
<td class="col-tcode">1688</td>
<td class="col-tdata">16</td>
<td class="col-tsign">284</td>
<td class="col-tcov">{'cswsp'}</td>
</tr></tbody>

Expand Down Expand Up @@ -9443,11 +9443,11 @@ <h2>Coverage Report ( Total Coverpoints: 5297 )</h2>
config:
- check ISA:=regex(.*E.*C.*) ;def RVTEST_E = True
opcode:
c.swsp: 70
c.swsp: 71
coverage: 1/1
rs2:
x1: 1
x10: 56
x10: 58
x11: 1
x12: 1
x13: 1
Expand All @@ -9462,12 +9462,12 @@ <h2>Coverage Report ( Total Coverpoints: 5297 )</h2>
x9: 1
coverage: 14/14
val_comb:
imm_val == 0: 1
imm_val == 0: 3
rs2_val == 2147483647: 1 # Walking Zeros: 0x7fffffff
rs2_val == -1073741825: 1 # Walking Zeros: -0x40000001
rs2_val == -1073741825: 2 # Walking Zeros: -0x40000001
rs2_val == -536870913: 1 # Walking Zeros: -0x20000001
rs2_val == -268435457: 1 # Walking Zeros: -0x10000001
rs2_val == -134217729: 1 # Walking Zeros: -0x8000001
rs2_val == -134217729: 2 # Walking Zeros: -0x8000001
rs2_val == -67108865: 1 # Walking Zeros: -0x4000001
rs2_val == -33554433: 1 # Walking Zeros: -0x2000001
rs2_val == -16777217: 1 # Walking Zeros: -0x1000001
Expand All @@ -9479,7 +9479,7 @@ <h2>Coverage Report ( Total Coverpoints: 5297 )</h2>
rs2_val == -262145: 1 # Walking Zeros: -0x40001
rs2_val == -131073: 1 # Walking Zeros: -0x20001
rs2_val == -65537: 1 # Walking Zeros: -0x10001
rs2_val == -32769: 2 # Walking Zeros: -0x8001
rs2_val == -32769: 1 # Walking Zeros: -0x8001
rs2_val == -16385: 1 # Walking Zeros: -0x4001
rs2_val == -8193: 1 # Walking Zeros: -0x2001
rs2_val == -4097: 1 # Walking Zeros: -0x1001
Expand All @@ -9490,17 +9490,17 @@ <h2>Coverage Report ( Total Coverpoints: 5297 )</h2>
rs2_val == -129: 1 # Walking Zeros: -0x81
rs2_val == -65: 1 # Walking Zeros: -0x41
rs2_val == -33: 1 # Walking Zeros: -0x21
rs2_val == -17: 1 # Walking Zeros: -0x11
rs2_val == -17: 2 # Walking Zeros: -0x11
rs2_val == -9: 1 # Walking Zeros: -0x9
rs2_val == -5: 1 # Walking Zeros: -0x5
rs2_val == -3: 1 # Walking Zeros: -0x3
rs2_val == -2: 1 # Walking Zeros: -0x2
imm_val == 124: 3 # Walking Zeros: 0x7c
imm_val == 124: 1 # Walking Zeros: 0x7c
imm_val == 188: 2 # Walking Zeros: 0xbc
imm_val == 220: 2 # Walking Zeros: 0xdc
imm_val == 236: 1 # Walking Zeros: 0xec
imm_val == 244: 2 # Walking Zeros: 0xf4
imm_val == 248: 4 # Walking Zeros: 0xf8
imm_val == 236: 4 # Walking Zeros: 0xec
imm_val == 244: 4 # Walking Zeros: 0xf4
imm_val == 248: 3 # Walking Zeros: 0xf8
rs2_val == -2147483648: 1 # Walking Ones: -0x80000000
rs2_val == 1073741824: 1 # Walking Ones: 0x40000000
rs2_val == 536870912: 1 # Walking Ones: 0x20000000
Expand Down Expand Up @@ -9533,17 +9533,17 @@ <h2>Coverage Report ( Total Coverpoints: 5297 )</h2>
rs2_val == 4: 1 # Walking Ones: 0x4
rs2_val == 2: 1 # Walking Ones: 0x2
rs2_val == 1: 1 # Walking Ones: 0x1
imm_val == 128: 2 # Walking Ones: 0x80
imm_val == 64: 3 # Walking Ones: 0x40
imm_val == 128: 3 # Walking Ones: 0x80
imm_val == 64: 1 # Walking Ones: 0x40
imm_val == 32: 3 # Walking Ones: 0x20
imm_val == 16: 2 # Walking Ones: 0x10
imm_val == 8: 2 # Walking Ones: 0x8
imm_val == 8: 5 # Walking Ones: 0x8
imm_val == 4: 3 # Walking Ones: 0x4
rs2_val == -1431655766: 1 # Alternate: -0x55555556
rs2_val == 1431655765: 1 # Alternate: 0x55555555
imm_val == 168: 3 # Alternate: 0xa8
imm_val == 84: 2 # Alternate: 0x54
imm_val > 0: 69
imm_val > 0: 68
rs2_val == (-2**(xlen-1)): 1
rs2_val == (2**(xlen-1)-1): 1
rs2_val == 0: 1
Expand Down
30 changes: 15 additions & 15 deletions riscv-test-stats/coverage/rv32e_unratified/C/suite_coverage.rpt
View file
Original file line number Diff line number Diff line change
Expand Up @@ -4821,11 +4821,11 @@ cswsp:
config:
- check ISA:=regex(.*E.*C.*) ;def RVTEST_E = True
opcode:
c.swsp: 70
c.swsp: 71
coverage: 1/1
rs2:
x1: 1
x10: 56
x10: 58
x11: 1
x12: 1
x13: 1
Expand All @@ -4840,12 +4840,12 @@ cswsp:
x9: 1
coverage: 14/14
val_comb:
imm_val == 0: 1
imm_val == 0: 3
rs2_val == 2147483647: 1 # Walking Zeros: 0x7fffffff
rs2_val == -1073741825: 1 # Walking Zeros: -0x40000001
rs2_val == -1073741825: 2 # Walking Zeros: -0x40000001
rs2_val == -536870913: 1 # Walking Zeros: -0x20000001
rs2_val == -268435457: 1 # Walking Zeros: -0x10000001
rs2_val == -134217729: 1 # Walking Zeros: -0x8000001
rs2_val == -134217729: 2 # Walking Zeros: -0x8000001
rs2_val == -67108865: 1 # Walking Zeros: -0x4000001
rs2_val == -33554433: 1 # Walking Zeros: -0x2000001
rs2_val == -16777217: 1 # Walking Zeros: -0x1000001
Expand All @@ -4857,7 +4857,7 @@ cswsp:
rs2_val == -262145: 1 # Walking Zeros: -0x40001
rs2_val == -131073: 1 # Walking Zeros: -0x20001
rs2_val == -65537: 1 # Walking Zeros: -0x10001
rs2_val == -32769: 2 # Walking Zeros: -0x8001
rs2_val == -32769: 1 # Walking Zeros: -0x8001
rs2_val == -16385: 1 # Walking Zeros: -0x4001
rs2_val == -8193: 1 # Walking Zeros: -0x2001
rs2_val == -4097: 1 # Walking Zeros: -0x1001
Expand All @@ -4868,17 +4868,17 @@ cswsp:
rs2_val == -129: 1 # Walking Zeros: -0x81
rs2_val == -65: 1 # Walking Zeros: -0x41
rs2_val == -33: 1 # Walking Zeros: -0x21
rs2_val == -17: 1 # Walking Zeros: -0x11
rs2_val == -17: 2 # Walking Zeros: -0x11
rs2_val == -9: 1 # Walking Zeros: -0x9
rs2_val == -5: 1 # Walking Zeros: -0x5
rs2_val == -3: 1 # Walking Zeros: -0x3
rs2_val == -2: 1 # Walking Zeros: -0x2
imm_val == 124: 3 # Walking Zeros: 0x7c
imm_val == 124: 1 # Walking Zeros: 0x7c
imm_val == 188: 2 # Walking Zeros: 0xbc
imm_val == 220: 2 # Walking Zeros: 0xdc
imm_val == 236: 1 # Walking Zeros: 0xec
imm_val == 244: 2 # Walking Zeros: 0xf4
imm_val == 248: 4 # Walking Zeros: 0xf8
imm_val == 236: 4 # Walking Zeros: 0xec
imm_val == 244: 4 # Walking Zeros: 0xf4
imm_val == 248: 3 # Walking Zeros: 0xf8
rs2_val == -2147483648: 1 # Walking Ones: -0x80000000
rs2_val == 1073741824: 1 # Walking Ones: 0x40000000
rs2_val == 536870912: 1 # Walking Ones: 0x20000000
Expand Down Expand Up @@ -4911,17 +4911,17 @@ cswsp:
rs2_val == 4: 1 # Walking Ones: 0x4
rs2_val == 2: 1 # Walking Ones: 0x2
rs2_val == 1: 1 # Walking Ones: 0x1
imm_val == 128: 2 # Walking Ones: 0x80
imm_val == 64: 3 # Walking Ones: 0x40
imm_val == 128: 3 # Walking Ones: 0x80
imm_val == 64: 1 # Walking Ones: 0x40
imm_val == 32: 3 # Walking Ones: 0x20
imm_val == 16: 2 # Walking Ones: 0x10
imm_val == 8: 2 # Walking Ones: 0x8
imm_val == 8: 5 # Walking Ones: 0x8
imm_val == 4: 3 # Walking Ones: 0x4
rs2_val == -1431655766: 1 # Alternate: -0x55555556
rs2_val == 1431655765: 1 # Alternate: 0x55555555
imm_val == 168: 3 # Alternate: 0xa8
imm_val == 84: 2 # Alternate: 0x54
imm_val > 0: 69
imm_val > 0: 68
rs2_val == (-2**(xlen-1)): 1
rs2_val == (2**(xlen-1)-1): 1
rs2_val == 0: 1
Expand Down
Loading

0 comments on commit 32f503e

Please sign in to comment.