Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

YML File for custom topology. #62

Open
tayyabshaikh opened this issue Aug 15, 2024 · 0 comments
Open

YML File for custom topology. #62

tayyabshaikh opened this issue Aug 15, 2024 · 0 comments

Comments

@tayyabshaikh
Copy link

I have created this YML File for the generation of a custom topology, can you please check it and confirm if there are any errors here. I generated a 2x2 Mesh and tested it and it is working fine, but this custom topology is giving errors in the same simulation environment.

# Copyright 2023 ETH Zurich and University of Bologna.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0

name: top_module
description: "Custom Configuration for FlooGen"

routing:
  route_algo: "ID"
  use_id_table: true

protocols:
  - name: "narrow"
    type: "AXI4"
    direction: "manager"
    data_width: 64
    addr_width: 64
    id_width: 4
    user_width: 1
  - name: "narrow"
    type: "AXI4"
    direction: "subordinate"
    data_width: 64
    addr_width: 64
    id_width: 4
    user_width: 1
  - name: "wide"
    type: "AXI4"
    direction: "manager"
    data_width: 1024
    addr_width: 64
    id_width: 4
    user_width: 1
  - name: "wide"
    type: "AXI4"
    direction: "subordinate"
    data_width: 1024
    addr_width: 64
    id_width: 4
    user_width: 1

endpoints:
  - name: "tile_0"
    addr_range:
      start: 0x0000_0000_8000_0000
      end: 0x0000_0000_8020_0000
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "tile_1"
    addr_range:
      start: 0x0000_0000_8020_0000
      end: 0x0000_0000_8040_0000
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "tile_2"
    addr_range:
      start: 0x0000_0000_8040_0000
      end: 0x0000_0000_8060_0000
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "tile_3"
    addr_range:
      start: 0x0000_0000_8060_0000
      end: 0x0000_0000_8080_0000
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "cmem"
    addr_range:
      start: 0x0000_0001_0000_0000
      end: 0x0000_0001_8000_0000
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "clint_n_io"
    addr_range:
      start: 0x0000_0001_8500_0000
      end: 0x3333_3334_6A66_6666
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "plic_s_io"
    addr_range:
      start: 0x3333_3334_6A66_6666
      end: 0x6666_6667_4FCC_CCCC
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "dm_e_io"
    addr_range:
      start: 0x6666_6667_4FCC_CCCC
      end: 0x9999_999A_3533_3332
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "timer_w_io"
    addr_range:
      start: 0x9999_999A_3533_3332
      end: 0xCCCC_CCCD_1A99_9998
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

  - name: "pci_ioss"
    addr_range:
      start: 0xCCCC_CCCD_1A99_9998
      end: 0xFFFF_FFFF_FFFF_FFFE
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"

routers:
  - name: "router_1"
  - name: "router_2"
  - name: "router_3"
  
connections:
  - src: "dm_e_io"
    dst: "router_1"
    bidirectional: true
  - src: "clint_n_io"
    dst: "router_1"
    bidirectional: true
  - src: "plic_s_io"
    dst: "router_1"
    bidirectional: true
  - src: "tile_0"
    dst: "router_2"
    bidirectional: true
  - src: "tile_1"
    dst: "router_2"
    bidirectional: true
  - src: "cmem"
    dst: "router_2"
    bidirectional: true
  - src: "tile_2"
    dst: "router_3"
    bidirectional: true
  - src: "tile_3"
    dst: "router_3"
    bidirectional: true
  - src: "timer_w_io"
    dst: "router_3"
    bidirectional: true
  - src: "pci_ioss"
    dst: "router_3"
    bidirectional: true
  - src: "router_1"
    dst: "router_2"
    bidirectional: true
  - src: "router_1"
    dst: "router_3"
    bidirectional: true
  - src: "router_2"
    dst: "router_3"
    bidirectional: true
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant