-
Notifications
You must be signed in to change notification settings - Fork 424
/
ib_md.c
1725 lines (1451 loc) · 55.4 KB
/
ib_md.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/**
* Copyright (c) NVIDIA CORPORATION & AFFILIATES, 2001-2020. ALL RIGHTS RESERVED.
* Copyright (C) The University of Tennessee and The University
* of Tennessee Research Foundation. 2016. ALL RIGHTS RESERVED.
*
* See file LICENSE for terms.
*/
#ifdef HAVE_CONFIG_H
# include "config.h"
#endif
#include "ib_md.h"
#include "ib_device.h"
#include "ib_log.h"
#include <ucs/arch/atomic.h>
#include <ucs/profile/profile.h>
#include <ucs/sys/math.h>
#include <ucs/sys/module.h>
#include <ucs/sys/string.h>
#include <ucs/time/time.h>
#include <ucm/api/ucm.h>
#include <ucs/datastruct/string_buffer.h>
#include <ucs/vfs/base/vfs_obj.h>
#include <uct/api/v2/uct_v2.h>
#include <pthread.h>
#ifdef HAVE_PTHREAD_NP_H
#include <pthread_np.h>
#endif
#include <sys/resource.h>
#define UCT_IB_MD_RCACHE_DEFAULT_ALIGN 16
#define UCT_IB_MD_MEM_DEREG_CHECK_PARAMS(_ib_md, _params) \
do { \
ucs_status_t _status = \
uct_ib_md_mem_dereg_params_invalidate_check(_ib_md, _params); \
if (_status != UCS_OK) { \
return _status; \
} \
} while (0)
typedef struct {
unsigned flags;
int dmabuf_fd;
size_t dmabuf_offset;
} uct_ib_mem_reg_internal_params_t;
static UCS_CONFIG_DEFINE_ARRAY(pci_bw,
sizeof(ucs_config_bw_spec_t),
UCS_CONFIG_TYPE_BW_SPEC);
static const char *uct_ib_devx_objs[] = {
[UCT_IB_DEVX_OBJ_RCQP] = "rcqp",
[UCT_IB_DEVX_OBJ_RCSRQ] = "rcsrq",
[UCT_IB_DEVX_OBJ_DCT] = "dct",
[UCT_IB_DEVX_OBJ_DCSRQ] = "dcsrq",
[UCT_IB_DEVX_OBJ_DCI] = "dci",
[UCT_IB_DEVX_OBJ_CQ] = "cq",
NULL
};
static ucs_config_field_t uct_ib_md_config_table[] = {
{"", "", NULL,
ucs_offsetof(uct_ib_md_config_t, super), UCS_CONFIG_TYPE_TABLE(uct_md_config_table)},
{"MEM_REG_OVERHEAD", "16us", "Memory registration overhead", /* TODO take default from device */
ucs_offsetof(uct_ib_md_config_t, reg_cost.c), UCS_CONFIG_TYPE_TIME},
{"MEM_REG_GROWTH", "0.06ns", "Memory registration growth rate", /* TODO take default from device */
ucs_offsetof(uct_ib_md_config_t, reg_cost.m), UCS_CONFIG_TYPE_TIME},
{"FORK_INIT", "try",
"Initialize a fork-safe IB library with ibv_fork_init().",
ucs_offsetof(uct_ib_md_config_t, fork_init), UCS_CONFIG_TYPE_TERNARY},
{"ASYNC_EVENTS", "y",
"Enable listening for async events on the device",
ucs_offsetof(uct_ib_md_config_t, async_events), UCS_CONFIG_TYPE_BOOL},
{"ETH_PAUSE_ON", "y",
"Whether or not 'Pause Frame' is enabled on an Ethernet network.\n"
"Pause frame is a mechanism for temporarily stopping the transmission of data to\n"
"ensure zero loss under congestion on Ethernet family computer networks.\n"
"This parameter, if set to 'no', will disqualify IB transports that may not perform\n"
"well on a lossy fabric when working with RoCE.",
ucs_offsetof(uct_ib_md_config_t, ext.eth_pause), UCS_CONFIG_TYPE_BOOL},
{"ODP_PREFETCH", "n",
"Force prefetch of memory regions created with ODP.\n",
ucs_offsetof(uct_ib_md_config_t, ext.odp.prefetch), UCS_CONFIG_TYPE_BOOL},
{"DEVICE_SPECS", "",
"Array of custom device specification. Each element is a string of the following format:\n"
" <vendor-id>:<device-id>[:name[:<flags>[:<priority>]]]\n"
"where:\n"
" <vendor-id> - (mandatory) pci vendor id, integer or hexadecimal.\n"
" <device-id> - (mandatory) pci device id, integer or hexadecimal.\n"
" <name> - (optional) device name.\n"
" <flags> - (optional) empty, or a combination of:\n"
" '4' - mlx4 device\n"
" '5' - mlx5 device\n"
" 'd' - DC version 1 (Connect-IB, ConnectX-4)\n"
" 'D' - DC version 2 (ConnectX-5 and above)\n"
" 'a' - Compact address vector support\n"
" <priority> - (optional) device priority, integer.\n"
"\n"
"Example: The value '0x02c9:4115:ConnectX4:5d' would specify a device named ConnectX-4\n"
"to match vendor id 0x2c9, device id 4115, with DC version 1 support.",
ucs_offsetof(uct_ib_md_config_t, custom_devices), UCS_CONFIG_TYPE_STRING_ARRAY},
{"PREFER_NEAREST_DEVICE", "y",
"Prefer nearest device to cpu when selecting a device from NET_DEVICES list.\n",
ucs_offsetof(uct_ib_md_config_t, ext.prefer_nearest_device), UCS_CONFIG_TYPE_BOOL},
{"INDIRECT_ATOMIC", "y",
"Use indirect atomic\n",
ucs_offsetof(uct_ib_md_config_t, ext.enable_indirect_atomic), UCS_CONFIG_TYPE_BOOL},
{"GID_INDEX", "auto",
"Port GID index to use.",
ucs_offsetof(uct_ib_md_config_t, ext.gid_index), UCS_CONFIG_TYPE_ULUNITS},
{"SUBNET_PREFIX", "",
"Infiniband subnet prefix to filter ports by, empty means no filter. "
"Relevant for IB link layer only\n"
"For example a filter for the default subnet prefix can be specified as: fe80:0:0:0",
ucs_offsetof(uct_ib_md_config_t, subnet_prefix), UCS_CONFIG_TYPE_STRING},
{"GPU_DIRECT_RDMA", "try",
"Use GPU Direct RDMA for HCA to access GPU pages directly\n",
ucs_offsetof(uct_ib_md_config_t, enable_gpudirect_rdma), UCS_CONFIG_TYPE_TERNARY},
{"PCI_BW", "",
"Maximum effective data transfer rate of PCI bus connected to HCA\n",
ucs_offsetof(uct_ib_md_config_t, pci_bw), UCS_CONFIG_TYPE_ARRAY(pci_bw)},
{"MLX5_DEVX", "try",
"DEVX support\n",
ucs_offsetof(uct_ib_md_config_t, devx), UCS_CONFIG_TYPE_TERNARY},
{"MLX5_DEVX_OBJECTS", "rcqp,rcsrq,dct,dcsrq,dci,cq",
"Objects to be created by DEVX\n",
ucs_offsetof(uct_ib_md_config_t, devx_objs),
UCS_CONFIG_TYPE_BITMAP(uct_ib_devx_objs)},
{"REG_MT_THRESH", "4G",
"Minimal MR size to be register using multiple parallel threads.\n"
"Number of threads used will be determined by number of CPUs which "
"registering thread is bound to by hard affinity.",
ucs_offsetof(uct_ib_md_config_t, ext.min_mt_reg), UCS_CONFIG_TYPE_MEMUNITS},
{"REG_MT_CHUNK", "2G",
"Size of single chunk used in multithreaded registration.\n"
"Must be power of 2.",
ucs_offsetof(uct_ib_md_config_t, ext.mt_reg_chunk), UCS_CONFIG_TYPE_MEMUNITS},
{"REG_MT_BIND", "n",
"Enable setting CPU affinity of memory registration threads.",
ucs_offsetof(uct_ib_md_config_t, ext.mt_reg_bind), UCS_CONFIG_TYPE_BOOL},
{"PCI_RELAXED_ORDERING", "auto",
"Enable relaxed ordering for PCIe transactions to improve performance on some systems.",
ucs_offsetof(uct_ib_md_config_t, mr_relaxed_order), UCS_CONFIG_TYPE_ON_OFF_AUTO},
{"MAX_IDLE_RKEY_COUNT", "16",
"Maximal number of invalidated memory keys that are kept idle before reuse.",
ucs_offsetof(uct_ib_md_config_t, ext.max_idle_rkey_count), UCS_CONFIG_TYPE_UINT},
{NULL}
};
#ifdef ENABLE_STATS
static ucs_stats_class_t uct_ib_md_stats_class = {
.name = "",
.num_counters = UCT_IB_MD_STAT_LAST,
.class_id = UCS_STATS_CLASS_ID_INVALID,
.counter_names = {
[UCT_IB_MD_STAT_MEM_ALLOC] = "mem_alloc",
[UCT_IB_MD_STAT_MEM_REG] = "mem_reg"
}
};
#endif
extern uct_tl_t UCT_TL_NAME(dc_mlx5);
extern uct_tl_t UCT_TL_NAME(rc_verbs);
extern uct_tl_t UCT_TL_NAME(rc_mlx5);
extern uct_tl_t UCT_TL_NAME(ud_verbs);
extern uct_tl_t UCT_TL_NAME(ud_mlx5);
static uct_tl_t *uct_ib_tls[] = {
#ifdef HAVE_TL_DC
&UCT_TL_NAME(dc_mlx5),
#endif
#ifdef HAVE_TL_RC
&UCT_TL_NAME(rc_verbs),
#endif
#if defined (HAVE_TL_RC) && defined (HAVE_MLX5_DV)
&UCT_TL_NAME(rc_mlx5),
#endif
#ifdef HAVE_TL_UD
&UCT_TL_NAME(ud_verbs),
#endif
#if defined (HAVE_TL_UD) && defined (HAVE_MLX5_HW_UD)
&UCT_TL_NAME(ud_mlx5)
#endif
};
extern uct_ib_md_ops_entry_t UCT_IB_MD_OPS_NAME(devx);
extern uct_ib_md_ops_entry_t UCT_IB_MD_OPS_NAME(dv);
static uct_ib_md_ops_entry_t UCT_IB_MD_OPS_NAME(verbs);
static uct_ib_md_ops_entry_t *uct_ib_ops[] = {
#if defined (HAVE_DEVX)
&UCT_IB_MD_OPS_NAME(devx),
#endif
#if defined (HAVE_MLX5_DV)
&UCT_IB_MD_OPS_NAME(dv),
#endif
&UCT_IB_MD_OPS_NAME(verbs)
};
typedef struct uct_ib_verbs_mem {
uct_ib_mem_t super;
uct_ib_mr_t mrs[];
} uct_ib_verbs_mem_t;
typedef struct {
pthread_t thread;
void *addr;
size_t len;
size_t chunk;
uint64_t access;
struct ibv_pd *pd;
struct ibv_mr **mr;
int silent;
} uct_ib_md_mem_reg_thread_t;
static ucs_status_t uct_ib_md_query(uct_md_h uct_md, uct_md_attr_v2_t *md_attr)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
size_t component_name_length = strlen(md->super.component->name);
uint64_t guid = IBV_DEV_ATTR(&md->dev, sys_image_guid);
md_attr->max_alloc = ULONG_MAX; /* TODO query device */
md_attr->max_reg = ULONG_MAX; /* TODO query device */
md_attr->flags = md->cap_flags;
md_attr->alloc_mem_types = 0;
md_attr->access_mem_types = UCS_BIT(UCS_MEMORY_TYPE_HOST);
md_attr->detect_mem_types = 0;
md_attr->dmabuf_mem_types = 0;
md_attr->reg_mem_types = md->reg_mem_types;
md_attr->reg_nonblock_mem_types = md->reg_nonblock_mem_types;
md_attr->cache_mem_types = UCS_MASK(UCS_MEMORY_TYPE_LAST);
md_attr->rkey_packed_size = UCT_IB_MD_PACKED_RKEY_SIZE;
md_attr->reg_cost = md->reg_cost;
md_attr->exported_mkey_packed_size = sizeof(uct_ib_md_packed_mkey_t);
ucs_sys_cpuset_copy(&md_attr->local_cpus, &md->dev.local_cpus);
UCS_STATIC_ASSERT(sizeof(guid) <=
(UCT_MD_GLOBAL_ID_MAX - UCT_COMPONENT_NAME_MAX));
memcpy(md_attr->global_id, md->super.component->name, component_name_length);
memcpy(UCS_PTR_BYTE_OFFSET(md_attr->global_id, component_name_length),
&guid, sizeof(guid));
return UCS_OK;
}
static void
uct_ib_md_print_mem_reg_err_msg(const char *title, void *address, size_t length,
uint64_t access_flags, int err, int silent)
{
ucs_log_level_t level = silent ? UCS_LOG_LEVEL_DEBUG : UCS_LOG_LEVEL_ERROR;
UCS_STRING_BUFFER_ONSTACK(msg, 256);
size_t page_size;
size_t unused;
ucs_string_buffer_appendf(
&msg, "%s(address=%p, length=%zu, access=0x%lx) failed: %s", title,
address, length, access_flags, strerror(err));
if (err == EINVAL) {
/* Check if huge page is used */
ucs_get_mem_page_size(address, length, &unused, &page_size);
if (page_size != ucs_get_page_size()) {
ucs_string_buffer_appendf(&msg,
". Application is using HUGE pages. "
"Please set environment variable "
"RDMAV_HUGEPAGES_SAFE=1");
}
}
uct_ib_memlock_limit_msg(&msg, err);
ucs_log(level, "%s", ucs_string_buffer_cstr(&msg));
}
void *uct_ib_md_mem_handle_thread_func(void *arg)
{
uct_ib_md_mem_reg_thread_t *ctx = arg;
ucs_status_t status;
int mr_idx = 0;
size_t size = 0;
ucs_time_t UCS_V_UNUSED t0 = ucs_get_time();
while (ctx->len) {
size = ucs_min(ctx->len, ctx->chunk);
if (ctx->access != UCT_IB_MEM_DEREG) {
ctx->mr[mr_idx] = UCS_PROFILE_CALL_ALWAYS(ibv_reg_mr, ctx->pd,
ctx->addr, size,
ctx->access);
if (ctx->mr[mr_idx] == NULL) {
uct_ib_md_print_mem_reg_err_msg("ibv_reg_mr", ctx->addr, size,
ctx->access, errno,
ctx->silent);
return UCS_STATUS_PTR(UCS_ERR_IO_ERROR);
}
} else {
status = uct_ib_dereg_mr(ctx->mr[mr_idx]);
if (status != UCS_OK) {
return UCS_STATUS_PTR(status);
}
}
ctx->addr = UCS_PTR_BYTE_OFFSET(ctx->addr, size);
ctx->len -= size;
mr_idx++;
}
ucs_trace("%s %p..%p took %f usec\n",
(ctx->access == UCT_IB_MEM_DEREG) ? "dereg_mr" : "reg_mr",
ctx->mr[0]->addr,
UCS_PTR_BYTE_OFFSET(ctx->mr[mr_idx-1]->addr, size),
ucs_time_to_usec(ucs_get_time() - t0));
return UCS_STATUS_PTR(UCS_OK);
}
ucs_status_t
uct_ib_md_handle_mr_list_multithreaded(uct_ib_md_t *md, void *address,
size_t length, uint64_t access_flags,
size_t chunk, struct ibv_mr **mrs,
int silent)
{
int thread_num_mrs, thread_num, thread_idx, mr_idx = 0, cpu_id = 0;
int mr_num = ucs_div_round_up(length, chunk);
ucs_status_t status;
void *thread_status;
ucs_sys_cpuset_t parent_set, thread_set;
uct_ib_md_mem_reg_thread_t *ctxs, *cur_ctx;
pthread_attr_t attr;
char UCS_V_UNUSED affinity_str[64];
int ret;
status = ucs_sys_pthread_getaffinity(&parent_set);
if (status != UCS_OK) {
return status;
}
thread_num = ucs_min(CPU_COUNT(&parent_set), mr_num);
ucs_trace("multithreaded handle %p..%p access %lx threads %d affinity %s\n",
address, UCS_PTR_BYTE_OFFSET(address, length), access_flags, thread_num,
ucs_make_affinity_str(&parent_set, affinity_str, sizeof(affinity_str)));
if (thread_num == 1) {
return UCS_ERR_UNSUPPORTED;
}
ctxs = ucs_calloc(thread_num, sizeof(*ctxs), "ib mr ctxs");
if (ctxs == NULL) {
return UCS_ERR_NO_MEMORY;
}
pthread_attr_init(&attr);
status = UCS_OK;
for (thread_idx = 0; thread_idx < thread_num; thread_idx++) {
/* calculate number of mrs for each thread so each one will
* get proportional amount */
thread_num_mrs = ucs_div_round_up(mr_num - mr_idx, thread_num - thread_idx);
cur_ctx = &ctxs[thread_idx];
cur_ctx->pd = md->pd;
cur_ctx->addr = UCS_PTR_BYTE_OFFSET(address, mr_idx * chunk);
cur_ctx->len = ucs_min(thread_num_mrs * chunk, length - (mr_idx * chunk));
cur_ctx->access = access_flags;
cur_ctx->mr = &mrs[mr_idx];
cur_ctx->chunk = chunk;
cur_ctx->silent = silent;
if (md->config.mt_reg_bind) {
while (!CPU_ISSET(cpu_id, &parent_set)) {
cpu_id++;
}
CPU_ZERO(&thread_set);
CPU_SET(cpu_id, &thread_set);
cpu_id++;
pthread_attr_setaffinity_np(&attr, sizeof(ucs_sys_cpuset_t), &thread_set);
}
ret = pthread_create(&cur_ctx->thread, &attr,
uct_ib_md_mem_handle_thread_func, cur_ctx);
if (ret) {
ucs_error("pthread_create() failed: %m");
status = UCS_ERR_IO_ERROR;
thread_num = thread_idx;
break;
}
mr_idx += thread_num_mrs;
}
for (thread_idx = 0; thread_idx < thread_num; thread_idx++) {
cur_ctx = &ctxs[thread_idx];
pthread_join(cur_ctx->thread, &thread_status);
if (UCS_PTR_IS_ERR(thread_status)) {
status = UCS_PTR_STATUS(thread_status);
}
}
ucs_free(ctxs);
pthread_attr_destroy(&attr);
if (status != UCS_OK) {
for (mr_idx = 0; mr_idx < mr_num; mr_idx++) {
/* coverity[check_return] */
uct_ib_dereg_mr(mrs[mr_idx]);
}
}
return status;
}
static ucs_status_t
uct_ib_md_reg_mr(uct_ib_md_t *md, void *address, size_t length,
uint64_t access_flags, int dmabuf_fd, size_t dmabuf_offset,
int silent, uct_ib_mem_t *memh, uct_ib_mr_type_t mr_type)
{
ucs_status_t status;
if ((dmabuf_fd == UCT_DMABUF_FD_INVALID) &&
(length >= md->config.min_mt_reg)) {
status = UCS_PROFILE_NAMED_CALL_ALWAYS("reg_multithreaded",
md->ops->reg_multithreaded, md,
address, length, access_flags,
memh, mr_type, silent);
if (status != UCS_ERR_UNSUPPORTED) {
if (status == UCS_OK) {
memh->flags |= UCT_IB_MEM_MULTITHREADED;
}
return status;
} /* if unsupported - fallback to regular registration */
}
return md->ops->reg_key(md, address, length, access_flags, dmabuf_fd,
dmabuf_offset, memh, mr_type, silent);
}
ucs_status_t uct_ib_reg_mr(struct ibv_pd *pd, void *addr, size_t length,
uint64_t access, int dmabuf_fd, size_t dmabuf_offset,
struct ibv_mr **mr_p, int silent)
{
ucs_time_t UCS_V_UNUSED start_time = ucs_get_time();
const char *title;
struct ibv_mr *mr;
if (dmabuf_fd == UCT_DMABUF_FD_INVALID) {
title = "ibv_reg_mr";
mr = UCS_PROFILE_CALL_ALWAYS(ibv_reg_mr, pd, addr, length, access);
} else {
#if HAVE_DECL_IBV_REG_DMABUF_MR
title = "ibv_reg_dmabuf_mr";
mr = UCS_PROFILE_CALL_ALWAYS(ibv_reg_dmabuf_mr, pd, dmabuf_offset,
length, (uintptr_t)addr, dmabuf_fd,
access);
#else
return UCS_ERR_UNSUPPORTED;
#endif
}
if (mr == NULL) {
uct_ib_md_print_mem_reg_err_msg(title, addr, length, access, errno,
silent);
return UCS_ERR_IO_ERROR;
}
*mr_p = mr;
/* to prevent clang dead code */
ucs_trace("%s(pd=%p addr=%p len=%zu fd=%d offset=%zu): mr=%p took %.3f ms",
title, pd, addr, length, dmabuf_fd, dmabuf_offset, mr,
ucs_time_to_msec(ucs_get_time() - start_time));
return UCS_OK;
}
ucs_status_t uct_ib_dereg_mr(struct ibv_mr *mr)
{
int ret;
if (mr == NULL) {
return UCS_OK;
}
ucs_trace("ibv_dereg_mr(mr=%p addr=%p length=%zu)", mr, mr->addr,
mr->length);
ret = UCS_PROFILE_CALL(ibv_dereg_mr, mr);
if (ret != 0) {
ucs_error("ibv_dereg_mr() failed: %m");
return UCS_ERR_IO_ERROR;
}
return UCS_OK;
}
ucs_status_t uct_ib_dereg_mrs(struct ibv_mr **mrs, size_t mr_num)
{
ucs_status_t s, status = UCS_OK;
int i;
for (i = 0; i < mr_num; i++) {
s = uct_ib_dereg_mr(mrs[i]);
if (s != UCS_OK) {
status = s;
}
}
return status;
}
static ucs_status_t uct_ib_memh_dereg_key(uct_ib_md_t *md, uct_ib_mem_t *memh,
uct_ib_mr_type_t mr_type)
{
if (memh->flags & UCT_IB_MEM_MULTITHREADED) {
return md->ops->dereg_multithreaded(md, memh, mr_type);
} else {
return md->ops->dereg_key(md, memh, mr_type);
}
}
static ucs_status_t uct_ib_memh_dereg(uct_ib_md_t *md, uct_ib_mem_t *memh)
{
ucs_status_t s, status = UCS_OK;
if (memh->flags & UCT_IB_MEM_FLAG_ATOMIC_MR) {
memh->flags &= ~UCT_IB_MEM_FLAG_ATOMIC_MR;
s = md->ops->dereg_atomic_key(md, memh);
if (s != UCS_OK) {
status = s;
}
}
if (memh->flags & UCT_IB_MEM_FLAG_RELAXED_ORDERING) {
s = uct_ib_memh_dereg_key(md, memh, UCT_IB_MR_STRICT_ORDER);
memh->flags &= ~UCT_IB_MEM_FLAG_RELAXED_ORDERING;
if (s != UCS_OK) {
status = s;
}
}
s = uct_ib_memh_dereg_key(md, memh, UCT_IB_MR_DEFAULT);
if (s != UCS_OK) {
status = s;
}
return status;
}
static void uct_ib_memh_free(uct_ib_mem_t *memh)
{
ucs_free(memh);
}
static void uct_ib_mem_init(uct_ib_mem_t *memh, uint32_t flags)
{
memh->lkey = UCT_IB_INVALID_MKEY;
memh->exported_lkey = UCT_IB_INVALID_MKEY;
memh->rkey = UCT_IB_INVALID_MKEY;
memh->atomic_rkey = UCT_IB_INVALID_MKEY;
memh->indirect_rkey = UCT_IB_INVALID_MKEY;
memh->flags = flags;
}
static uct_ib_mem_t *uct_ib_memh_alloc(uct_ib_md_t *md, uint32_t flags)
{
uct_ib_mem_t *memh;
memh = ucs_calloc(1, md->memh_struct_size, "ib_memh");
if (memh == NULL) {
return NULL;
}
uct_ib_mem_init(memh, flags);
return memh;
}
static uint64_t uct_ib_md_access_flags(uct_ib_md_t *md, unsigned flags,
size_t length)
{
uint64_t access_flags = UCT_IB_MEM_ACCESS_FLAGS;
if ((flags & UCT_MD_MEM_FLAG_NONBLOCK) && (length > 0) &&
(md->reg_nonblock_mem_types & UCS_BIT(UCS_MEMORY_TYPE_HOST))) {
access_flags |= IBV_ACCESS_ON_DEMAND;
}
if (md->relaxed_order) {
access_flags |= IBV_ACCESS_RELAXED_ORDERING;
}
return access_flags;
}
static ucs_status_t
uct_ib_mem_reg_internal(uct_md_h uct_md, void *address, size_t length,
const uct_ib_mem_reg_internal_params_t *params,
uct_ib_mem_t *memh)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
uint64_t access_flags = uct_ib_md_access_flags(md, params->flags, length);
int silent = params->flags & UCT_MD_MEM_FLAG_HIDE_ERRORS;
ucs_status_t status;
/* coverity[dead_error_condition] */
if (access_flags & IBV_ACCESS_ON_DEMAND) {
memh->flags |= UCT_IB_MEM_FLAG_ODP;
}
if (params->flags & UCT_MD_MEM_ACCESS_REMOTE_ATOMIC) {
memh->flags |= UCT_IB_MEM_ACCESS_REMOTE_ATOMIC;
}
if (params->flags & (UCT_MD_MEM_ACCESS_REMOTE_GET |
UCT_MD_MEM_ACCESS_REMOTE_PUT)) {
memh->flags |= UCT_IB_MEM_ACCESS_REMOTE_RMA;
}
status = uct_ib_md_reg_mr(md, address, length, access_flags,
params->dmabuf_fd, params->dmabuf_offset, silent,
memh, UCT_IB_MR_DEFAULT);
if (status != UCS_OK) {
return status;
}
if (md->relaxed_order) {
status = uct_ib_md_reg_mr(md, address, length,
access_flags & ~IBV_ACCESS_RELAXED_ORDERING,
params->dmabuf_fd, params->dmabuf_offset,
silent, memh, UCT_IB_MR_STRICT_ORDER);
if (status != UCS_OK) {
goto err;
}
memh->flags |= UCT_IB_MEM_FLAG_RELAXED_ORDERING;
}
ucs_trace("registered memory %p..%p on %s lkey 0x%x rkey 0x%x "
"access 0x%lx flags 0x%x dmabuf_fd %d dmabuf_offset %ld",
address, UCS_PTR_BYTE_OFFSET(address, length),
uct_ib_device_name(&md->dev), memh->lkey, memh->rkey,
access_flags, params->flags, params->dmabuf_fd,
params->dmabuf_offset);
if (md->config.odp.prefetch) {
md->ops->mem_prefetch(md, memh, address, length);
}
UCS_STATS_UPDATE_COUNTER(md->stats, UCT_IB_MD_STAT_MEM_REG, +1);
return UCS_OK;
err:
uct_ib_memh_dereg(md, memh);
return status;
}
static void
uct_ib_mem_reg_params_to_internal(const uct_md_mem_reg_params_t *params,
uct_ib_mem_reg_internal_params_t *reg_params)
{
reg_params->flags = UCT_MD_MEM_REG_FIELD_VALUE(params, flags,
FIELD_FLAGS, 0);
reg_params->dmabuf_fd = UCS_PARAM_VALUE(UCT_MD_MEM_REG_FIELD, params,
dmabuf_fd, DMABUF_FD,
UCT_DMABUF_FD_INVALID);
reg_params->dmabuf_offset = UCS_PARAM_VALUE(UCT_MD_MEM_REG_FIELD, params,
dmabuf_offset, DMABUF_OFFSET,
0);
}
static ucs_status_t
uct_ib_mem_reg(uct_md_h uct_md, void *address, size_t length,
const uct_md_mem_reg_params_t *params, uct_mem_h *memh_p)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
uct_ib_mem_reg_internal_params_t reg_params;
ucs_status_t status;
uct_ib_mem_t *memh;
uct_ib_mem_reg_params_to_internal(params, ®_params);
memh = uct_ib_memh_alloc(md, 0);
if (memh == NULL) {
uct_ib_md_log_mem_reg_error(md, reg_params.flags,
"failed to allocate memory handle");
return UCS_ERR_NO_MEMORY;
}
status = uct_ib_mem_reg_internal(uct_md, address, length, ®_params,
memh);
if (status != UCS_OK) {
goto err_memh_free;
}
*memh_p = memh;
return UCS_OK;
err_memh_free:
uct_ib_memh_free(memh);
return status;
}
static ucs_status_t uct_ib_mem_dereg(uct_md_h uct_md,
const uct_md_mem_dereg_params_t *params)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
uct_ib_mem_t *ib_memh;
ucs_status_t status;
UCT_IB_MD_MEM_DEREG_CHECK_PARAMS(md, params);
ib_memh = params->memh;
status = uct_ib_memh_dereg(md, ib_memh);
uct_ib_memh_free(ib_memh);
if (UCT_MD_MEM_DEREG_FIELD_VALUE(params, flags, FIELD_FLAGS, 0) &
UCT_MD_MEM_DEREG_FLAG_INVALIDATE) {
ucs_assert(params->comp != NULL); /* suppress coverity false-positive */
uct_invoke_completion(params->comp, UCS_OK);
}
return status;
}
static ucs_status_t
uct_ib_md_mem_attach(uct_md_h uct_md, const void *mkey_buffer,
uct_md_mem_attach_params_t *params, uct_mem_h *memh_p)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
const uint64_t flags = UCT_MD_MEM_ATTACH_FIELD_VALUE(params, flags,
FIELD_FLAGS, 0);
uct_ib_mem_t *ib_memh;
ucs_status_t status;
ib_memh = uct_ib_memh_alloc(md, UCT_IB_MEM_FLAG_NO_RCACHE);
if (ib_memh == NULL) {
uct_md_log_mem_attach_error(flags,
"md %p: failed to allocate memory handle",
md);
return UCS_ERR_NO_MEMORY;
}
status = md->ops->import_exported_key(md, flags,
uct_ib_md_vhca_id(mkey_buffer),
uct_ib_md_lkey(mkey_buffer),
ib_memh);
if (status != UCS_OK) {
goto out_memh_free;
}
*memh_p = ib_memh;
return UCS_OK;
out_memh_free:
uct_ib_memh_free(ib_memh);
return status;
}
static ucs_status_t uct_ib_verbs_reg_key(uct_ib_md_t *md, void *address,
size_t length, uint64_t access_flags,
int dmabuf_fd, size_t dmabuf_offset,
uct_ib_mem_t *ib_memh,
uct_ib_mr_type_t mr_type, int silent)
{
uct_ib_verbs_mem_t *memh = ucs_derived_of(ib_memh, uct_ib_verbs_mem_t);
return uct_ib_reg_key_impl(md, address, length, access_flags, dmabuf_fd,
dmabuf_offset, ib_memh, &memh->mrs[mr_type],
mr_type, silent);
}
ucs_status_t uct_ib_reg_key_impl(uct_ib_md_t *md, void *address, size_t length,
uint64_t access_flags, int dmabuf_fd,
size_t dmabuf_offset, uct_ib_mem_t *memh,
uct_ib_mr_t *mr, uct_ib_mr_type_t mr_type,
int silent)
{
ucs_status_t status;
status = uct_ib_reg_mr(md->pd, address, length, access_flags, dmabuf_fd,
dmabuf_offset, &mr->ib, silent);
if (status != UCS_OK) {
return status;
}
if (mr_type == UCT_IB_MR_DEFAULT) {
uct_ib_memh_init_keys(memh, mr->ib->lkey, mr->ib->rkey);
}
return UCS_OK;
}
static ucs_status_t uct_ib_verbs_dereg_key(uct_ib_md_t *md,
uct_ib_mem_t *ib_memh,
uct_ib_mr_type_t mr_type)
{
uct_ib_verbs_mem_t *memh = ucs_derived_of(ib_memh, uct_ib_verbs_mem_t);
return uct_ib_dereg_mr(memh->mrs[mr_type].ib);
}
static ucs_status_t uct_ib_verbs_reg_atomic_key(uct_ib_md_t *ibmd,
uct_ib_mem_t *ib_memh)
{
uct_ib_mr_type_t mr_type = uct_ib_memh_get_atomic_base_mr_type(ib_memh);
uct_ib_verbs_mem_t *memh = ucs_derived_of(ib_memh, uct_ib_verbs_mem_t);
if (mr_type != UCT_IB_MR_STRICT_ORDER) {
return UCS_ERR_UNSUPPORTED;
}
memh->super.atomic_rkey = memh->mrs[mr_type].ib->rkey;
return UCS_OK;
}
static ucs_status_t
uct_ib_mem_advise(uct_md_h uct_md, uct_mem_h memh, void *addr,
size_t length, unsigned advice)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
ucs_debug("memh %p advice %d", memh, advice);
if ((advice == UCT_MADV_WILLNEED) && !md->config.odp.prefetch) {
return md->ops->mem_prefetch(md, memh, addr, length);
}
return UCS_OK;
}
static ucs_status_t
uct_ib_mkey_pack(uct_md_h uct_md, uct_mem_h uct_memh,
const uct_md_mkey_pack_params_t *params,
void *mkey_buffer)
{
uct_ib_md_t *md = ucs_derived_of(uct_md, uct_ib_md_t);
uct_ib_mem_t *memh = uct_memh;
unsigned flags = UCS_PARAM_VALUE(UCT_MD_MKEY_PACK_FIELD, params, flags,
FLAGS, 0);
uint32_t atomic_rkey;
uint32_t mkey;
ucs_status_t status;
/* create umr only if a user requested atomic access to the
* memory region and the hardware supports it.
*/
if ((memh->flags & (UCT_IB_MEM_ACCESS_REMOTE_ATOMIC |
UCT_IB_MEM_FLAG_RELAXED_ORDERING)) &&
!(memh->flags & UCT_IB_MEM_FLAG_ATOMIC_MR) &&
!(flags & UCT_MD_MKEY_PACK_FLAG_EXPORT))
{
/* create UMR on-demand */
status = UCS_PROFILE_NAMED_CALL_ALWAYS("reg atomic key",
md->ops->reg_atomic_key, md,
memh);
if (status == UCS_OK) {
memh->flags |= UCT_IB_MEM_FLAG_ATOMIC_MR;
ucs_trace("created atomic key 0x%x for 0x%x", memh->atomic_rkey,
memh->lkey);
} else if (status == UCS_ERR_UNSUPPORTED) {
if (flags & UCT_MD_MKEY_PACK_FLAG_INVALIDATE_AMO) {
return UCS_ERR_IO_ERROR;
}
/* ignore for atomic MR */
} else {
return status;
}
}
if (memh->flags & UCT_IB_MEM_FLAG_ATOMIC_MR) {
atomic_rkey = memh->atomic_rkey;
} else {
atomic_rkey = UCT_IB_INVALID_MKEY;
}
if (flags & UCT_MD_MKEY_PACK_FLAG_EXPORT) {
if (flags & (UCT_MD_MKEY_PACK_FLAG_INVALIDATE_RMA |
UCT_MD_MKEY_PACK_FLAG_INVALIDATE_AMO)) {
ucs_error("packing a memory key which should support invalidation"
"and exporting is unsupported");
return UCS_ERR_UNSUPPORTED;
}
if (memh->exported_lkey == UCT_IB_INVALID_MKEY) {
status = md->ops->reg_exported_key(md, memh);
if (status != UCS_OK) {
return status;
}
}
mkey = memh->exported_lkey;
} else if ((flags & UCT_MD_MKEY_PACK_FLAG_INVALIDATE_RMA) &&
((atomic_rkey != UCT_IB_INVALID_MKEY) ||
!(memh->flags & UCT_IB_MEM_ACCESS_REMOTE_ATOMIC))) {
/**
* Register indirect key, that does not support atomic operations, only
* if we have a dedicated atomic key or atomic support wasn't requested
*/
if (memh->indirect_rkey == UCT_IB_INVALID_MKEY) {
status = md->ops->reg_indirect_key(md, memh);
if (status != UCS_OK) {
return status;
}
}
mkey = memh->indirect_rkey;
} else {
mkey = memh->rkey;
}
if (flags & UCT_MD_MKEY_PACK_FLAG_EXPORT) {
uct_ib_md_pack_exported_mkey(md, mkey, mkey_buffer);
} else {
uct_ib_md_pack_rkey(mkey, atomic_rkey, mkey_buffer);
}
return UCS_OK;
}
static ucs_status_t uct_ib_rkey_unpack(uct_component_t *component,
const void *rkey_buffer, uct_rkey_t *rkey_p,
void **handle_p)
{
uint64_t packed_rkey = *(const uint64_t*)rkey_buffer;
*rkey_p = packed_rkey;
*handle_p = NULL;
ucs_trace("unpacked rkey 0x%llx: direct 0x%x indirect 0x%x",
(unsigned long long)packed_rkey,
uct_ib_md_direct_rkey(*rkey_p), uct_ib_md_indirect_rkey(*rkey_p));
return UCS_OK;
}
static uct_md_ops_t uct_ib_md_ops = {
.close = uct_ib_md_close,
.query = uct_ib_md_query,
.mem_reg = uct_ib_mem_reg,
.mem_dereg = uct_ib_mem_dereg,
.mem_attach = uct_ib_md_mem_attach,
.mem_advise = uct_ib_mem_advise,
.mkey_pack = uct_ib_mkey_pack,
.is_sockaddr_accessible = ucs_empty_function_return_zero_int,
.detect_memory_type = ucs_empty_function_return_unsupported,
};
static const char *uct_ib_device_transport_type_name(struct ibv_device *device)
{
switch (device->transport_type) {
case IBV_TRANSPORT_IB:
return "InfiniBand";
case IBV_TRANSPORT_IWARP:
return "iWARP";
#if HAVE_DECL_IBV_TRANSPORT_USNIC
case IBV_TRANSPORT_USNIC:
return "usNIC";
#endif
#if HAVE_DECL_IBV_TRANSPORT_USNIC_UDP
case IBV_TRANSPORT_USNIC_UDP:
return "usNIC UDP";
#endif
#if HAVE_DECL_IBV_TRANSPORT_UNSPECIFIED
case IBV_TRANSPORT_UNSPECIFIED:
return "Unspecified";
#endif
default:
return "Unknown";
}
}
static int uct_ib_device_is_supported(struct ibv_device *device)
{
/* TODO: enable additional transport types when ready */
int ret = device->transport_type == IBV_TRANSPORT_IB;
if (!ret) {
ucs_debug("device %s of type %s is not supported",