{"payload":{"header_redesign_enabled":false,"results":[{"id":"274802727","archived":false,"color":"#DAE1C2","followers":164,"has_funding_file":false,"hl_name":"openhwgroup/core-v-mcu","hl_trunc_description":"This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":274802727,"name":"core-v-mcu","owner_id":51096416,"owner_login":"openhwgroup","updated_at":"2024-01-18T19:04:43.646Z","has_issues":true}},"sponsorable":false,"topics":["microcontroller","riscv","systemverilog","openhwgroup"],"type":"Public","help_wanted_issues_count":1,"good_first_issue_issues_count":1,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aopenhwgroup%252Fcore-v-mcu%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/openhwgroup/core-v-mcu/star":{"post":"ESUJrP7S-YMXTIXIyVjN6D0vNWS2kL8vR-kXY2dud2Wxmd7eR35qG_C2BhA1H71nljdiFVbBimJgyLhIzs9WdA"},"/openhwgroup/core-v-mcu/unstar":{"post":"UcZGFEd0IcRAl0NxLsNjhXlXuV_dKmqIuT1g9L5d5wWUOGrb9EzE-V8fXAW1imP2ct8kUCB0bHxUW938yW1sPw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Xp4vZt4g4fjuWbCK1j_H9hQtQwxMp13Q96hf9qPil4IFqJinDK6gzaEp_HKzSSjx0U3mF_njaLJjQbFUDpv86Q"}}},"title":"Repository search results"}