{"payload":{"header_redesign_enabled":false,"results":[{"id":"188721523","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"mrRedSun/Simple-MIPS-Processor","hl_trunc_description":"Simple MIPS processor developed using SystemVerilog HDL and C++. Project requires Verilator and GTKWave tools in order to be simulated an…","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":188721523,"name":"Simple-MIPS-Processor","owner_id":22750848,"owner_login":"mrRedSun","updated_at":"2019-05-29T06:40:09.252Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AmrRedSun%252FSimple-MIPS-Processor%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/mrRedSun/Simple-MIPS-Processor/star":{"post":"kLiN1szZDAf1y3ntgl20VPA79x_JqKc5orqn3f7Rfex5uD_BmJjljhC5aAA_RQWyfH_L8qYTB2S-cFhoD11Mjw"},"/mrRedSun/Simple-MIPS-Processor/unstar":{"post":"4UeQRMhrYIrlxaALbaPm2I-VXP79WzBY7ByyxFKhE43PMAm9jr6sz2BrodTW4yafZU8cFQWECYd5U5jrPDQllQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GqZ3IHT_z438fmgFUpGxEYgd8uJYIBaH97qC1lcNUuvKVlZQOJOXAlnmFE1iKRidXVaWpBHGNyIFmWevCMe4XA"}}},"title":"Repository search results"}