New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

wb_openram_wrapper parameter name changed in latest commit #1

Open

mbalestrini opened this issue Mar 16, 2022 · 0 comments

mbalestrini commented Mar 16, 2022

It seems that ADDR_WIDTH changed to RAM_ADDR_WIDTH in latest wb_openram_wrapper version

zero_to_asic_mpw5/verilog/rtl/user_project_wrapper.v

Lines 194 to 196 in 8c3175a

    
           wb_openram_wrapper #( 
        
               .ADDR_WIDTH(8) 
        
           ) wb_openram_wrapper(

https://github.com/embelon/wb_openram_wrapper/blob/f3184daafa1c6adf541747df3518d9ff5567d84c/src/wb_openram_wrapper.v#L19-L22

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment