{"payload":{"header_redesign_enabled":false,"results":[{"id":"601735172","archived":false,"color":null,"followers":3,"has_funding_file":false,"hl_name":"harsh-kmr/verilog_experiments","hl_trunc_description":"This repository is created for VLSI Experiments in Verilog for Engineering Sem 5 based on the Syllabus of IIIT Trichy. Here you can find …","language":"Rich Text Format","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":601735172,"name":"verilog_experiments","owner_id":81854662,"owner_login":"harsh-kmr","updated_at":"2023-02-14T18:28:02.020Z","has_issues":true}},"sponsorable":false,"topics":["verilog","hdl","vlsi","semester5","vlsi-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aharsh-kmr%252Fverilog_experiments%2B%2Blanguage%253A%2522Rich%2BText%2BFormat%2522","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/harsh-kmr/verilog_experiments/star":{"post":"TJ7DSCqfAjaia0pBda91qFW4BZTSfH6qX954sITOOX9CAZNr1IRdi-gUDG7fdca68GymbUhqdbSjq2bnPSHvpQ"},"/harsh-kmr/verilog_experiments/unstar":{"post":"vup0lfjbXY2Lj8gy88_elfFEQcFLgXfczuzCi1J1LjzXE5aO3yn5HDgGx6GwkDslmQgVdqN5rbZsz2yJOQbT9w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"yOr8Y-023ErN9N3RSh59pwu8-6qtCciiWyBFfBYV3mg8oB3fezKIOGvtzVuYoI4wWtJdOU-_LtvOpCZztRS_gg"}}},"title":"Repository search results"}