-
Notifications
You must be signed in to change notification settings - Fork 0
/
turbo9_urtl_decode_pg3_R2.v
112 lines (101 loc) · 4.07 KB
/
turbo9_urtl_decode_pg3_R2.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
// [TURBO9_DECODE_HEADER_START]
//////////////////////////////////////////////////////////////////////////////
// Turbo9 Microprocessor IP
//////////////////////////////////////////////////////////////////////////////
// Website: www.turbo9.org
// Contact: team[at]turbo9[dot]org
//////////////////////////////////////////////////////////////////////////////
// [TURBO9_DECODE_LICENSE_START]
// BSD-1-Clause
//
// Copyright (c) 2020-2023
// Kevin Phillipson
// Michael Rywalt
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS AND CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
// [TURBO9_DECODE_LICENSE_END]
//////////////////////////////////////////////////////////////////////////////
// Engineer: Kevin Phillipson & Michael Rywalt
// Description:
// Assembled from turbo9_urtl.asm file
// built using cv_R2_SEL ctrl_vec
//
//////////////////////////////////////////////////////////////////////////////
// History:
// 07.14.2023 - Kevin Phillipson
// File header added
//
//////////////////////////////////////////////////////////////////////////////
// [TURBO9_DECODE_HEADER_END]
/////////////////////////////////////////////////////////////////////////////
// MODULE
/////////////////////////////////////////////////////////////////////////////
module turbo9_urtl_decode_pg3_R2(
input [7:0] OPCODE_I,
output reg [3:0] PG3_R2_O
);
/////////////////////////////////////////////////////////////////////////////
// LOGIC
/////////////////////////////////////////////////////////////////////////////
always @* begin
case (OPCODE_I)
8'h83 : PG3_R2_O = 4'he; // IDATA CMPU (imm)
8'h8C : PG3_R2_O = 4'he; // IDATA CMPS (imm)
8'h93 : PG3_R2_O = 4'hd; // DMEM_RD CMPU (dir idx ext)
8'h9C : PG3_R2_O = 4'hd; // DMEM_RD CMPS (dir idx ext)
8'hA3 : PG3_R2_O = 4'hd; // DMEM_RD CMPU (dir idx ext)
8'hAC : PG3_R2_O = 4'hd; // DMEM_RD CMPS (dir idx ext)
8'hB3 : PG3_R2_O = 4'hd; // DMEM_RD CMPU (dir idx ext)
8'hBC : PG3_R2_O = 4'hd; // DMEM_RD CMPS (dir idx ext)
default : PG3_R2_O = 4'hx; // from decode_init
endcase
end
`ifdef SIM_TURBO9
reg [(8*64):0] PG3_R2_op;
always @* begin
case (OPCODE_I)
8'h83 : PG3_R2_op = "CMPU (imm)";
8'h8C : PG3_R2_op = "CMPS (imm)";
8'h93 : PG3_R2_op = "CMPU (dir idx ext)";
8'h9C : PG3_R2_op = "CMPS (dir idx ext)";
8'hA3 : PG3_R2_op = "CMPU (dir idx ext)";
8'hAC : PG3_R2_op = "CMPS (dir idx ext)";
8'hB3 : PG3_R2_op = "CMPU (dir idx ext)";
8'hBC : PG3_R2_op = "CMPS (dir idx ext)";
default : PG3_R2_op = "invalid";
endcase
end
reg [(8*64):0] PG3_R2_eq;
always @* begin
case (OPCODE_I)
8'h83 : PG3_R2_eq = "IDATA";
8'h8C : PG3_R2_eq = "IDATA";
8'h93 : PG3_R2_eq = "DMEM_RD";
8'h9C : PG3_R2_eq = "DMEM_RD";
8'hA3 : PG3_R2_eq = "DMEM_RD";
8'hAC : PG3_R2_eq = "DMEM_RD";
8'hB3 : PG3_R2_eq = "DMEM_RD";
8'hBC : PG3_R2_eq = "DMEM_RD";
default : PG3_R2_eq = "invalid";
endcase
end
`endif
/////////////////////////////////////////////////////////////////////////////
endmodule