-
Notifications
You must be signed in to change notification settings - Fork 16
/
sin.c
executable file
·137 lines (122 loc) · 6.31 KB
/
sin.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
/*
* Copyright (C) 2008-2024 Advanced Micro Devices, Inc. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
* 3. Neither the name of the copyright holder nor the names of its contributors
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*/
#include <libm_macros.h>
#include <libm/amd_funcs_internal.h>
#include <libm/iface.h>
#include <libm/entry_pt.h>
//
#include <libm/arch/all.h>
static const
struct alm_arch_funcs __arch_funcs_sin = {
.def_arch = ALM_UARCH_VER_DEFAULT,
.funcs = {
[ALM_UARCH_VER_DEFAULT] = {
[ALM_FUNC_SCAL_SP] = &ALM_PROTO_ARCH_AVX2(sinf),
[ALM_FUNC_SCAL_DP] = &ALM_PROTO_ARCH_AVX2(sin),
[ALM_FUNC_VECT_SP_4] = &ALM_PROTO_ARCH_AVX2(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &ALM_PROTO_ARCH_AVX2(vrs8_sinf),
[ALM_FUNC_VECT_DP_2] = &ALM_PROTO_ARCH_AVX2(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &ALM_PROTO_ARCH_AVX2(vrd4_sin),
[ALM_FUNC_VECT_SP_ARR] = &ALM_PROTO_ARCH_AVX2(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &ALM_PROTO_ARCH_AVX2(vrda_sin),
[ALM_FUNC_VECT_SP_16] = &ALM_PROTO_ARCH_ZN4(vrs16_sinf),
[ALM_FUNC_VECT_DP_8] = &ALM_PROTO_ARCH_ZN4(vrd8_sin)
},
[ALM_UARCH_VER_ZEN] = {
[ALM_FUNC_SCAL_SP] = &ALM_PROTO_ARCH_ZN(sinf),
[ALM_FUNC_SCAL_DP] = &ALM_PROTO_ARCH_ZN(sin),
[ALM_FUNC_VECT_SP_4] = &ALM_PROTO_ARCH_ZN(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &ALM_PROTO_ARCH_ZN(vrs8_sinf),
[ALM_FUNC_VECT_DP_2] = &ALM_PROTO_ARCH_ZN(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &ALM_PROTO_ARCH_ZN(vrd4_sin),
[ALM_FUNC_VECT_SP_ARR] = &ALM_PROTO_ARCH_ZN(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &ALM_PROTO_ARCH_ZN(vrda_sin),
},
[ALM_UARCH_VER_ZEN2] = {
[ALM_FUNC_SCAL_SP] = &ALM_PROTO_ARCH_ZN2(sinf),
[ALM_FUNC_SCAL_DP] = &ALM_PROTO_ARCH_ZN2(sin),
[ALM_FUNC_VECT_SP_4] = &ALM_PROTO_ARCH_ZN2(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &ALM_PROTO_ARCH_ZN2(vrs8_sinf),
[ALM_FUNC_VECT_DP_2] = &ALM_PROTO_ARCH_ZN2(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &ALM_PROTO_ARCH_ZN2(vrd4_sin),
[ALM_FUNC_VECT_SP_ARR] = &ALM_PROTO_ARCH_ZN2(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &ALM_PROTO_ARCH_ZN2(vrda_sin),
},
[ALM_UARCH_VER_ZEN3] = {
[ALM_FUNC_SCAL_SP] = &ALM_PROTO_ARCH_ZN3(sinf),
[ALM_FUNC_SCAL_DP] = &ALM_PROTO_ARCH_ZN3(sin),
[ALM_FUNC_VECT_SP_4] = &ALM_PROTO_ARCH_ZN3(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &ALM_PROTO_ARCH_ZN3(vrs8_sinf),
[ALM_FUNC_VECT_DP_2] = &ALM_PROTO_ARCH_ZN3(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &ALM_PROTO_ARCH_ZN3(vrd4_sin),
[ALM_FUNC_VECT_SP_ARR] = &ALM_PROTO_ARCH_ZN3(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &ALM_PROTO_ARCH_ZN3(vrda_sin),
},
[ALM_UARCH_VER_ZEN4] = {
[ALM_FUNC_SCAL_SP] = &ALM_PROTO_ARCH_ZN4(sinf),
[ALM_FUNC_SCAL_DP] = &ALM_PROTO_ARCH_ZN4(sin),
[ALM_FUNC_VECT_SP_4] = &ALM_PROTO_ARCH_ZN4(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &ALM_PROTO_ARCH_ZN4(vrs8_sinf),
[ALM_FUNC_VECT_DP_2] = &ALM_PROTO_ARCH_ZN4(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &ALM_PROTO_ARCH_ZN4(vrd4_sin),
[ALM_FUNC_VECT_SP_ARR] = &ALM_PROTO_ARCH_ZN4(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &ALM_PROTO_ARCH_ZN4(vrda_sin),
[ALM_FUNC_VECT_SP_16] = &ALM_PROTO_ARCH_ZN4(vrs16_sinf),
[ALM_FUNC_VECT_DP_8] = &ALM_PROTO_ARCH_ZN4(vrd8_sin),
},
[ALM_UARCH_VER_ZEN5] = {
[ALM_FUNC_SCAL_SP] = &ALM_PROTO_ARCH_ZN5(sinf),
[ALM_FUNC_SCAL_DP] = &ALM_PROTO_ARCH_ZN5(sin),
[ALM_FUNC_VECT_SP_4] = &ALM_PROTO_ARCH_ZN5(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &ALM_PROTO_ARCH_ZN5(vrs8_sinf),
[ALM_FUNC_VECT_DP_2] = &ALM_PROTO_ARCH_ZN5(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &ALM_PROTO_ARCH_ZN5(vrd4_sin),
[ALM_FUNC_VECT_SP_ARR] = &ALM_PROTO_ARCH_ZN5(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &ALM_PROTO_ARCH_ZN5(vrda_sin),
[ALM_FUNC_VECT_SP_16] = &ALM_PROTO_ARCH_ZN5(vrs16_sinf),
[ALM_FUNC_VECT_DP_8] = &ALM_PROTO_ARCH_ZN5(vrd8_sin),
},
},
};
void
LIBM_IFACE_PROTO(sin)(void *arg) {
alm_ep_wrapper_t g_entry_sin = {
.g_ep = {
[ALM_FUNC_SCAL_SP] = &G_ENTRY_PT_PTR(sinf),
[ALM_FUNC_SCAL_DP] = &G_ENTRY_PT_PTR(sin),
[ALM_FUNC_VECT_SP_4] = &G_ENTRY_PT_PTR(vrs4_sinf),
[ALM_FUNC_VECT_SP_8] = &G_ENTRY_PT_PTR(vrs8_sinf),
[ALM_FUNC_VECT_SP_16] = &G_ENTRY_PT_PTR(vrs16_sinf),
[ALM_FUNC_VECT_DP_2] = &G_ENTRY_PT_PTR(vrd2_sin),
[ALM_FUNC_VECT_DP_4] = &G_ENTRY_PT_PTR(vrd4_sin),
[ALM_FUNC_VECT_DP_8] = &G_ENTRY_PT_PTR(vrd8_sin),
[ALM_FUNC_VECT_SP_ARR] = &G_ENTRY_PT_PTR(vrsa_sinf),
[ALM_FUNC_VECT_DP_ARR] = &G_ENTRY_PT_PTR(vrda_sin),
},
};
alm_iface_fixup(&g_entry_sin, &__arch_funcs_sin);
}