Skip to content

Latest commit

 

History

History
13 lines (7 loc) · 526 Bytes

README.md

File metadata and controls

13 lines (7 loc) · 526 Bytes
Raw

Hardware Description Language (HDL) modules

A collection of HDL modules in Verilog and VHDL for FPGA/ASIC projects development.

Parts highlight

  • spi_w25q_read_32b() [Verilog HDL]: Read 32-bits from serial flash memory IC (W25Qxxx) using standard SPI mode.

Misc

  • CERN-OHL-P v2: Guide to the "CERN Open Hardware Licence Version 2 - Permissive" (CERN-OHL-P v2).
  • oss-cad-suite-build: Builds of open source digital design and verification tools.