{"payload":{"header_redesign_enabled":false,"results":[{"id":"279608796","archived":false,"color":"#f34b7d","followers":5,"has_funding_file":false,"hl_name":"Victrid/MS125-RISC-V-simulator","hl_trunc_description":"A sequential and pipelined CPU simulator over the RISC-V ISA. Part of Principle and Practice of Computer Algorithms project.","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":279608796,"name":"MS125-RISC-V-simulator","owner_id":39787044,"owner_login":"Victrid","updated_at":"2020-08-02T02:03:53.709Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AVictrid%252FMS125-RISC-V-simulator%2B%2Blanguage%253AC%252B%252B","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Victrid/MS125-RISC-V-simulator/star":{"post":"vrm8qJKzLS2kLHftOOQoBZsjJrfUM_JBfnVdAyWQHEPeBF9VuS5WKrp8DhbKhdQLurUZlZSY37voe06gCpBPEg"},"/Victrid/MS125-RISC-V-simulator/unstar":{"post":"Oz4u4xP9fsRmQxb71oGmKVrgrscJAj3rcI6Lfkvk_izKHra3awTxYyqF8AcC7iWBvYusAz0Xyr5rtpm3MAWuqA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"I68KYdRYymG0kgAylW4Vi5BHXfSUH5U-6dnT8ryA_9N9sgtGsLJdq6Ll_FbdTw7g-p29mUTf9cQebXw19GF5Ww"}}},"title":"Repository search results"}